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Spurred on by the invention and development of 
fluidic devices, fluid logic is rapidly gaining acceptance 
and respect as a means of controlling automatic operations. 
References (1) through (6) report on a wide variety of 
1 . t• 1 app 1ca.1ons. Two major automotive companies are re-
placing electrical controls on assembly line machines with 
recently developed·pneumatic systems. Other uses include 
scrap baling machines, numerous machine tools, high speed 
packaging machines, automatic assembly machines, material 
handling systems, process controls, jet engine control and 
missile guidance. 
There is a growing realization that fluid systems are 
capable of performing all the logic functions that elec-
trical systems can and often at less cost and with greater 
reliability. Other important advantages include freedom 
from fire and electrical shock hazards, immunity to 
nuclear radiation, resistance to vibration and ability to 
operate in high temperature environments (7). 
1Numbers in parentheses refer to references in the 
Selected Bibliography. 
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Although pure fluid amplifiers are most frequently 
mentioned in articles concerning fluid control, moving-
parts devices are also undergoing rapid development and 
are finding broad application in logic circuits. Some of 
the subminiature valve-type elements have such low-mass 
moving parts that their response times approach those of 
the pure fluid devices. 
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The terminology task group of the National Fluid 
Power Association committee working on standards have 
decided upon the term '~luidic~' to include both the pure 
fluid and miniature conventional valves. The term is a 
contraction of the words "fluid" and '°logic" and implies 
that the devices so classified are primarily logic control 
devices as opposed to the hardware in the ''power'' portion 
of a flqid system (8). 
A large number of U.S. industries, as well as govern-
ment agencies and several leading universities, are con-
ducting research and development programs involving fluid 
control devices and applications. The result is that a 
broad selection of excellent hardware is available which 
can be used in the design of fluid logic systems. 
In spite of the rapid evolution of logic devices, 
there has not been enough progress in the ability to sys-
tematically assemble the devices into efficient circuits. 
This lack of synthesis capability prevents the full ex-
ploitation of fluid logic in systems of large complexity. 
A brief survey of the field of logic design is presented 
below. 
Intuitive Circuit Design 
3 
Most of the circuits in use today have been designed 
by cut and try methods wherein the designer sketches 
schematic diagrams of various configurations until he 
arrives at one that will work. Intuitive circuit synthe-
sis is extremely time consuming, even for skillful and 
experienced designers. As the complexity of the required 
sequence increases, the possible number of circuit con-
figurations that will "work" grows until i ~ is highly 
improbable that any two designers would develop the same 
circuits or that either circuit would be near optimum. 
(Criteria for optimum circuits are described in the next 
chapter.) In efforts to add some semblance of orderliness 
to intuitive synthesis, some of the more experienced 
designers have developed several practical aids and 
procedures. 
Eo L. Holbrook (9, 10), who has been active in 
pneumatics since 1929, has written a series of articles 
describing a number of applications using pneumatic logic 
functions. He has also suggested ways to improve the 
schematic representation of circuits. His technique is to 
separate a logic control system into isolated functions, 
control them individually and then tie them together. He 
has designed some fairly large systems using these 
methods. 
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Salek (11) recommends using a cascaded or stacked 
memory valve system wherein air pressure is ''distributed'' 
to limit valves which are activated at the ends of the 
piston rod travel. Morgan (12) also recommends this meth-
od because it helps reduce the number of logic valves in 
the control system. The approach starts to get into dif-
ficulty, however, when a signal from one of the limit 
valves is required to go to different places at different 
times during the cycle. There is also the problem of 
properly switching the memory valves in the distribution 
circuit. 
Hall (13) points out the advantage of using the 
"ladder" diagram in designing logic circuits. This is a 
device borrowed from electrical circuit designers with 
abstract fluid logic symbols substituted for the analogous 
electrical symbols. The chief feature of the ladder dia-
gram is that it enhances visualization. of circuit opera-
tion. It has limited utility for synthesizing circuitso 
Application of Logic 
One of the major steps toward development of non-
intuitive circuit design procedures has been the applica-
tion of Boolean algebra to describe the functions of fluid 
logic devices and combinations of these devices (14, 15). 
Once a circuit has been expressed as a function in this 
mathematical system, a diagram of the circuit is not re-
quired in order to simplify the circuit. If a simpler 
circuit exists, it can be found by certain Boolean alge-
braic manipulations. Henke (16) and Ledgerwood (17) are 
strongly urging control circuit designers to learn the 
techniques of Boolean algebra and to depend less on the 
cut and try methods of the past. 
The Timing Chart Method 
The timing chart (also called sequence diagram or 
cycle chart) is a device widely employed in designing 
sequential circuits. Ronan (18) and Henke (19) recommend 
its use. The chart consists of vertical divisions with 
each division representing a certain time' interval. The 
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· outputs and inputs are listed down the left-hand side of 
the chart. If a particular input or output is supposed to 
be II on" during a certain time interval, a solid bar is 
drawn horizontally through the interval. If the input or 
output is to be II off" in some interval, the space is left 
blank. Now, each interval is compared with the other 
intervals. Wherever the situation exists with different 
outputs occurring for the same combination of inputs, 
secondaries must be added. When the proper number of 
secondaries have been added and the intervals established 
during which each secondary must be "on" or "off", the 
chart is complete. A circuit is next designed which will 
satisfy the chart. Many variations will work and the 
designer must be skillful in order to produce an optimum 
circuit. 
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Yuditskly (20) and Zenchenko (21) code each of the 
inputs with a weighted number and list this number beside 
the input at the left side of the chart. By going down 
each interval and summing weighted values where the bars 
cross the interval, a total for the column interval is 
reached. Secondaries are added when columns have the same 
total. Each secondary is also coded with a weighted value 
and where its bar crosses an interval, that value is added 
to the totalo A unique situation exists when each column 
has a total of weighted values different from all the 
others. As before, a circuit is then assembled which will 
satisfy the chart. 
The timing chart can be considered as one of the bet-
ter aids in intuitive design. It displays the sequential 
specification in a graphical manner and provides for 
assigning secondaries or memory elements to cover appro-
priate intervals of the chart. The quality of the circuit 
resulting from the chart depends greatly on the skill of 
the designer. Ronan states that it is a good policy to 
investigate several arrangements so that a desirable cir-
cuit.is not overlooked. 
Application of Switching Circuit Theory 
Professor E. C. Fitch (2.2, 23, and 24), of Oklahoma 
State University, was one of the first to recognize the 
? 
limitations of intuitive circuit design and has been in-
strumental in introducing formal logic synthesis tech-
niques. By successfully adapting the procedures developed 
for electrical switching circuits to the synthesis of 
fluid logic systems, he has contributed considerably to 
·extending the complexity to which circuits can be system-
atically designed. 
With this method, the sequence specification is 
carefully represented in the Huffman flow table modelo 
The flow table is then reduced and merged to assure a min-
imum number of secondaries or memory valves. Next, the 
table is rearranged into a required order and becomes the 
operational f-low table. Information is taken from the 
operational flow table and entered into Karnaugh maps from 
which equations for the output circuit and memory circuit 
are obtained. Circuit diagrams can be drawn by simply 
implementing the equations with fluid logic symbols repre-
senting physical hardware. 
The procedure or method is non-intuitive and greatly 
reduces the time required to synthesize a sequential cir-
cuit. Its advantages are being recognized by industry and 
at least one large company uses the method in designing 
hydraulic logic circuits. They also conduct an in-plant 
course which is similar to Oklahoma State University's 
II Fluid Logic" course. 
In spite of its significant contribution to the prob-
lem of fluid logic synthesis, the method becomes extremely 
8 
unwieldly ~s the number of variables increases. Each addi-
tional input or secondary doubles the size of the maps 
involved. Even large digital computers soon become in-
capable of handling the mushrooming problem. 
Synthesis Procedures Research 
The development of digital computers and complex 
communications systems depends heavily on sequential 
synthesis procedures. Consequently, considerable effort 
is being made to improve existing methods and to develop 
new ones. 
Marcus (25) shows how to use the Huffman flow table 
and Karnaugh maps to synthesize sequential circuits. His 
text is used for teaching a graduate course in switching 
circuits at Oklahoma State University and other 
universities. 
Moore (26), one of the pioneers in developing sequen-
tial synthesis procedures, has published a collection of 
the more important papers on sequential machines and in-
cludes one by D. A. Huffman. An extensive bibliography of 
related work is included. This collection is primarily 
intended to supplement formal texts such as the one by 
Marcus. 
Haring (27) outlines the recent work at M.I.T. which 
primarily involves investigating mathematical properties 
of sequential machines based on the Huffman model. As 
yet, no major progress has been made in developing im-
proved synthesis procedures. 
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McKellar (28) has investigated what he terms as a 
practical synthesis procedure. His method involves arti-
ficially opening the feedback loops in a sequential ma-
chine. Each time a loop is II opened", a secondary is 
replaced by an input and an output. The rows of the flow 
table are, thus, reduced while the number of columns in-
creases. After a sufficient number of interactions, the 
flow table is reduced to one row which can be expressed as 
combinational circuits. The chief claim for this method 
is that it is iterative and can be programmed for a 
computer. Its disadvantage is that there is no assurance 
of an optimum or near optimum resulting circuit because 
the result depends on the order in which the loops are 
opened., 
Tripp (29) employs a matrix system of function repre-
sentation. His method again becomes unwieldly as the 
complexity increases. Halsey (30) attempted to apply 
linear programming techniques to the state assignment 
problem but reported negative results. 
In summary, although a considerable effort is being 
made to develop better synthesis procedures, the progress 
is slow. It should be noted that almost all of the 
approaches are fairly abstract and general in nature. 
The models (such as the Huffman flow table) succeed 
in expressing the sequence specifications in a rigorous 
10 
non-ambiguous manner. However, a model of this type 
inherently contains all of the solutions which can satisfy 
the specification. The problem becomes one of arriving at 
the right solution from all the possibilities and it is 
impractical or even impossible to develop all of the 
solutions. 
CHAPTER II 
OBJECTIVE AND SCOPE OF STUDY 
The objective of this study has been to investigate 
and develop a new procedure for the systematic synthesis 
of fluid logic sequential circuits. Although greatly 
simplified in comparison to present techniques, the pro-
cedure is rigorous and powerful, permitting the straight-
forward synthesis of problems which are too complex for 
ready solution by existing methods. 
The circuits synthesized by the new procedure have a 
structure or form based on carefully designed ideal simple 
or basic circuits. These circuits are considered optimum 
based upon the following important criteria: 
1. They have the fastest possible response. 
That is 1 the minimum time elapses between 
the completion of one event and the begin-
ning of the next event in the sequence. 
(The time required for the event to occur 
is outside the control of the logic 
circuit.) 
2. The circuits contain a minimum assortment 
of logic elements. 
3. None of the distribution valves are 
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switched with fluid flowing through the 
valves. This has the advantages of using 
lower switching signals, providing faster 
switching response and allowing possible 
valve simplicationo 
4. A minimum or near minimum of total system 
hardwareo This feature is important from 
the standpoints of economy, over-all size, 
and system reliabilityo 
12 
The scope of the study was limited to closed systems 
having only feedback inputs. However, this is an impor-
tant class of fluid logic systems, representing a very 
broad application in industryo A schematic representation 
of this type of circuitry is shown in Figure 1. The power 
system is made up of actuators and their power control 
valves. The actuators may be linear or rotary devices. 
Each actuator is controlled by its respective output 
signal from the fluid logic control circuit. At the com-
pletion of an actuation (called an event) a signal is 
emitted from the power system and is fed into the control 
circuit where it is directed through the circuitry to 
initiate the next event. At the same time the signal 
modifies the control circuit, preparing it for the next 
input signal. This process is repeated until a specified 
sequence of events has been completed, at which time the 
power system shuts down or repeats the sequence as many 
times as desired. 
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ACTUATORS A1 ~ Aa ~ ooooo,e,o~o.,•eci$••oo,ooooo""e,e,oeioooooo A.I! 
(POWER SYSTEM) 
J t l 
OUTPUTS FEEDBACK 
INPUTS 
Z1 ~ Za' 0 0 O' Zn X1' X;a~ () "0' Xn 
' If 
FLUID LOGIC CONTROL CIRCUIT 
Figure 1. Sequential Control System Schematic 
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Both input and output signals are of the level type. 
That is, a signal is either off (at vent or tank pressure) 
or on (maximum pressure). A signal changing from off to 
on is considered a step input, going from a steady state 
vent pressure to a steady state maximum pressure. The 
only time an input signal changes is when an event (in the 
case of a cylinder, a complete extension or retraction) is 
completed. Thus, the circuits are asynchronous as opposed 
to synchronous circuits where all of the changes occur at 
clocked intervals. 
This study also assumes that an operational event of 
finite time follows each output from the fluid logic con-
trol circuit. The actuation of devices in the power cir-
cuit serve as effective delays, assuring that the control 
circuit modification has stabilized before the subsequent 
event completion signal is fed back into the control cir-
cuit. With this concept, the problem of timing does not 
have to be considered as it would in the case where the 
output is fed directly back into the control circuit with-
out first causing some event to occur in the power circuito 
Such a situation could occur in computational circuits 
which are not considered in this study. 
Critical races are avoided by making the usual 
restriction that inputs change only one at a time. One 
exception to this restriction is permisBible and will be 
discussed later. 
Input changes result from position sensing which 
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takes place at the limits of the actuator travela This 
precludes the system from getting out of sequence or con-
fused as a result of false signals which could inadvertent-
ly occur in pressure sensing or preset program systems. 
The development of accurate and reliable position detec= 
tion devices ha:s made position sensing the dominant 
method of actuating input signals in the feedback type 
systems. 
There are three main types of fluid logic circuits 
commonly encountered in the above classification" These 
different types will each be investigated so that a gen-
eral procedure will result, capable of handling all three 
types. These three types are~ 
1. Ordinary sequential circuits. If there 
are two or more actuators in the power 
circuit, then if some actuator A1 extends 
or retracts or cycles once~ then some 
other actuator, say A.1 , must extend or 
retract or cycle before actuator A1 can 
· act again. 
2. Counter circuitso The first actuator in 
the power circuit will cycle some speci-
fied number of times, then the next 
actuator will cycle its specified number 
of times and so on until the sequence is 
complete and stops or starts over. 
3. CompJex circuits. This circuit results ---
from mixing a counter circuit into an 
ordinary circuit. As the name implies, 
this type of circuit is the most compli-




OPERATIONS TABLE SYNTHESIS APPROACH 
Assume for the moment that a circuit has been synthe-
sized by any of the existing methods and it is desirable 
to check its operationo If the circuit is simple, one can 
go through a schematic diagram and carefully check for 
proper operation. This requires mentally keeping track of 
the positions of the different valves in the circuit at 
the various stages of the se-quence. Alternatively, the 
circuit may be breadboarded and checked for operation 
using actual hardwareo In either case, if the circuit is 
very complicated, correcting errors becomes a very tedious 
and time consuming task. 
In order to enhance the verification of a circuit's 
proper performance, the operations table or composite 
chart has been recently developed (23). A fluid logic 
sequential circuit is digital with changes taking place at 
discrete intervals. The operations table depicts the 
complete status of the circuit at each of these intervals. 
Each row of the operations table represents a stabilized 
state of the input variables and the corresponding stable 
states of the affected output and secondary variables. In 
comparing two rows of the table, it is apparent which 
17 
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variables were in transition during the change of circuit 
state. The completed table includes the entire spectrum 
of the various circuit states or conditions during one 
cycle of the sequence. Checking the rows one at a time is 
somewhat analogous to examining a film strip frame-by-
frame. If an error is contained in the circuit as synthe-
sized, it will show up as a contradiction in the logic 
portrayed in the rows of the operations tableo Not only 
does the contradiction appear, but the variables involved 
are directly identified. 
Regardless of the procedure used to develop the 
sequential circuit, its operational logic structure can be 
fully displayed in the oper~tions table. It was in check-
ing out and examining the logic structure of various syn-
thesized circuits in the operations table that led the 
writer to conclude that such a table could possibly be 
used for synthesizing a sequential circuit directly. The 
table contains the concise operational specification of 
the circuit in addition to t~e logic structure of the 
complete circuit for all stages of the sequence. 
At the start of a synthesis procedure, all that is 
known to the designer is the sequence of events that the 
system is required to perform and the input signals asso-
ciated with these events. Normally, this specification is 
expressed in a primitive flow table and from there the 
involved procedure of developing a solution is carried 
out. 
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If the operations table is used for direct synthesis, 
the problem is to start with the bare specification in the 
table and then proceed to develop the logic structure that 
completes the table and defines the circuito As previous-
ly mentioned, there are always several distinct circuits 
that can satisfy even a simple sequential system or ma-
chine. As the complexity increases,the number of possible 
solutions rapidly becomes very large. Each distinct cir-
cuit realization for some specified sequence will appear 
differently in the operations table. Thus, it is immedi-
ately obvious that there are as many ways to construct a 
table as there are possible circuit realizations. Yet~ it 
is this very feature which makes the synthesis approach 
attractive. For if it is possible to construct the logic 
in the table and derive workable circuits, then it might 
also be possible to construct a circuit having some 
desired form, since the manner in which the table is built 
up is at the discretion of the designer. 
This construction of sequential fluid logic circuits 
having certain characteristics or form is precisely the 
object of this study. 
To illustrate the approach to be taken, the beginning 
of an operations table is shown in Figure 2. There are 
two cylinders, A and B. The sequence of operations to be 
performed is specified as follows: 
1. A extends Shorthand notation: 
2. B extends A, B, ~,!,A, B, !, B 
3. B retracts 
4. A retracts 
5. A extends 
6. B extends 
7. A retracts 
8. B retracts 
9. Sequence repeats 
A basic schematic of the cylinder operation is also 
shown in Figure 2. 
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Z1 and Z2 are the output signals which cause cylinder 
A to extend and retrac~, respectively, while Z3 and Z4 are 
the respective extend and retract signals for cylinder B. 
Input signal x1 denotes that cylinder A has extended, 
while signal x1 indicates that A has retracted. The cor-
responding input signals for cylinder Bare~ and x2 • 
The input signals affect the memory circuit so that the 
proper output signal occurs. 
The preliminary operations table reveals that certain 
entries have been made. Starting at the left-hand side of 
the table, the event numbers are listed in the first 
column. The next column names the event that is associ-
ated with the number. The third column lists the stable 
condition of the inputs x1 and x2 just after completion of 
the previous event. For example, with the completion of 
event number 8, the final retraction of cylinder Bin the 
sequence, the inputs x1 and x2 both stabilize at 0. 
The next six columns are reserved for secondary 
21 
:X:1 x a 
CYJ, A CYL B - ' - -x, X3 







TWO CYLINDER SEQUENTIAL SCHEMA.TIC 
Secondaries Out1uts 
No. Event XiXa: Y1 Ya Ya Y4 Ys Ys Z1 Za ~3 Z4 
' 
-1 A 00 Xa 0 0 -
2 B 10 - 0 X1 0 
3 B 11 - 0 0 Xa -
4 .A. 10 0 - 0 Xa --
5 A. -00 X1 0 0 -
6 B 10 - 0 :X:1 0 
7 A 11 0 Xa - 0 
8 B 01 0 0 -- X1 -
PRELIMINARY OPERATIONS TABLE 
Figure 2. Two Cylinder Schematic and Operations Table 
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variables which make up the memory circuit. Although 
space has been provided for six, a lesser number may be 
needed. The last four columns are for the Z1 , Z2 , Z3 , and 
Z4 outputs. Zeros are entered where these signals must be 
off, as dictated by the sequential specifications. Dashes 
are entered where "don't care" conditions exist. This 
leaves blank spaces only for the conditions where the 
appropriate outputs must be on. 
Now shifting back to the x1 ~ column, it is deter-
mined which variable changed as a result of the completion 
of the previous event. For example, upon completion of 
event number 8, x1 remained at O while x2 changed from one 
to zero. Thus, x2 is entered into the Z1 output column in 
the first row. Subsequent variable changes are entered in 
the corresponding columns and rows. A systematic designa-
tion is, thus, derived for establishing the input that 
associates with the desired output. The task that remains 
is to assign secondaries appropriately so that they can be 
"anded" with the inputs in the Z columns. The proper 
secondary or combination of secondaries must be shifted to 
the appropriate memory positions prior to the time that 
the associated input signal appears. For example, when 
~ is turned on in the first event, it goes directly 
through the stable memory valves to activate the Z1 output. 
One of the fundamental differences in this approach 
as compared to existing methods is to work with the input 
signal (or signals) that changes at the completion of an 
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event rather than with the stabilized combination of input 
signals which exist at the completion of an evento The 
second aspect of the approach involves recognition of pat-
terns in the operations tables for highly developed cir-
cuits. If these patterns can be identified and the basis 
for their occurrence established, the information can then 
be used to develop rules for the systematic assigning of 
secondaries. Circuits thus synthesized should be of the 
same basic type as the "ideal" circuits which were used to 
establish patterns in the operations table. 
CHAPTER IV 
OPERATIONAL PATTERNS OF BASIC CIRCUITS 
As previously stated, the objective of this study is 
to develop a synthesis procedure which will yield complex 
fluid logic circuits exhibiting the same type of structure 
as well developed simple or basic circuitso Some of these 
simple circuits will now be examined. 
Figure 3 shows the simplest possible automatic fluid 
circuit using feedback inputs. Fluid power symbols are 
used to represent the valves in the circuit schematic. As 
in all the circuits which will be considered, position 
sensing is employed to turn the extend and retract signals 
off and on. In this case, a cam attached to the rod of 
cylinder A activates the input signal valve. with the 
cylinder retracted as shown, signal line xis at maximum 
pressure while signal line xis vented to tank. During 
extension of the cylinder, the signal,valve is in the 
center positions with lines x and x both blocked. Thus, 
the x line remains pressurized until the cylinder reaches 
the end of its extension, at which time line xis pres-
surized and line xis vented to tank. During cylinder 
retraction, the signal valve is again in the center 










~ ............ -. 
p 
NO EVENT x Z1 Za 
A 0 - O=x 1 x 
2 A 1 O=x x 
OPERATIONS TABLE 
Figure 3o Schematic for Single Cylinder Which 
Automatically Extends and Retracts 
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maintained in line x until the end of the retraction 
stroke is reached. The input signals x and x directly 
switch the cylinder control valve, commanding the cylinder 
to reverse operation at the ends of the strokes. The 
manually operated valve beneath the cylinder control valve 
is for starting and stopping the automatic operation. 
The operations table is shown at the bottom of the 
figure. Note that the signal which comes on at the com-
pletion of an event (extension or retraction) goes di-
rectly to change the states of the output signals Z1 and 
Z2 • 
In this first example, the cylinder control valve 
also acts as the logic valve. However, in subsequent 
circuits, the power control valve and the logic valve 
delivering the output signals Z1 and Z2 will be separate 
elements. This will permit separation of the logic cir-
cuitry from the power system. Such an arrangement is 
shown at the top of Figure 4. 
Here, the power valve has three positions and is 
spring centered. With both output signals Z1 and Z2 off, 
the valve will be centered, locking the cylinder in the 
position it had at the time the output signal went off. 
Thus, an optional feature is added to the system. For 
example, if cylinder A is fully extended and is to remain 
extended while some other event occurs, it is optional 
whether or not signal Z1 remains on during that time. 





TYPICAL POWER CIRCUIT SCHEMATIC 
- WH.ERE: - a 
CYL A a = X1 
-- a a= X1 
' ~ 
A = Zi 
A A 
A = Za 
SIMPLIFIED EQUIVALENT SCHEMATIC 
Figure 4. Simplification of ·Power Circuit Schematic 
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easier to synthesize. 
A simplified equivalent schematic of the power cir-
cuit is shown at the bottom of Figure 4. Although it is 
customary to use subscripted Z's to represent the output 
signals and subscripted x's to represent the input signals, 
a simpler and more meaningful notation is desirable for 
complex circuitry. Therefore, the output signal Z, com-
manding cylinder A to extend, becomes signal A, while A 
replaces the cylinder A retract signal Z2 • The input 
signals x, and x, are replaced by a and a, respectively. 
Thus, in a multicylinder circuit, it becomes easier to 
associate signals with cylinders. 
In the previous examples, position sensing has been 
shown by the action of a cam and valve combination. A 
more recent and in some cases a more reliable and accurate 
method is to interrupt a jet of air. This sensing tech-
nique is especially useful when using fluidic devices 
without moving parts. A schematic representation of this 
type of sensing is shown in Figure 5. When the cylinder 
reaches the end of its travel, an interrupter attached to 
the cylinder rod or some part of the object being moved 
causes a back pressure to build up in the air tube. This 
back pressure switches a bistable amplifier causing a 
change in the output signals. Various other schemes of 
using the interrupted jet for position sensing are 
possible. 







Jet Interrupter in 
extend position · 
-.....__ Bistable Amplifier 




sensor, it is necessary to direct the signal to the 
desired part of the logic circuit. If the signal always 
goes to the same place, there is no problem. However, 
when a particular signal goes to different places at dif-
ferent intervals of the sequence, it is necessary to pro-
vide gating. The implementation of this gating using 
fluid power symbols is shown in Figure 6. Single gating 
for sending signal x to two different locations is shown 
at the top. The valve combination for sending signal x to 
three locations is shown at the bottom. The valves are 
detent held in their most recently activated position (set 
or reset) and will shift only when the opposite signal is 
applied. Both the set and reset signals will not be 
simultaneously applied. The notched portions on the sides 
of the symbols represent the detents. These will be elim-
inated on most of the subsequent symbols for simplicity. 
However, it is to be understood that whenever a pilot-
operated logic valve is shown, it is a detent valve. The 
detent provides the ''memory'' function of the logic 
circuitry. 
A memory valve combination for sending an input sig-
nal to four different locations is shown in Figure 7. 
This is referred to as "third order" memory since three 
separate activating signals are required to gate the input 
signal. The two-valve combination in Figure 6 represents 
second order memory and the one valve, first order memory. 
In general, if an input signal goes ton different places~ 
-x y x y 
Set Y --- --- Reset Y 
w 
x ( Input Signal) 
Memory Valve for Sending Input Signal x to Two Different Locations. 
Note: Capital Y refers to the memory valve. 
Lower case y refers to the state of the valve • 
. -
x Yi Ya x Yi Ya 
Set Ya - - - - - - Reset Y . a 
w 
-x Y1 
Set Yi- - - - - - Reset Yi 
x ( Input Signal) 
Memory Valve Combination for Sending Input Signal x to Three 
Different Locations 
Figure 6. Memory Valve Combinations 
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-x Y1 Ya Y3 w 
Set w----1 
-x Yi Ya Y3 x Y1 Ya Y3 
· Set Y3 Reset Y3 
w 
-x Y1 Ya 





x ( Input Signal) 
Memory Valve Combination for Sending Input Signal x to Four 
Different Locations With Shut Off Provision for Signal 
x Y1 Ya Y3 
Reset W 
Figure 7. Memory Valve Combination With 
Shut Off Provision 
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n-1 memory valves will be required to distribute the sig-
nal. The memory gating valves just discussed are referred 
to as 11 Y" valves. This nomenclature is appropriate be-
cause the valve does act as a II Y" or branch point in the 
logic circuit. Figure 7 also contains another type of 
memory or dete~t valve. This valve serves to shut off an 
input signal and vent the output port to tank when the 
valve is in the "reset" position shown. This valve will 
be referred to as a "shut-off" valve or a "W" valve. When 
the shut-off valve is in the II set" position, the input 
signal passes through. The purpose of the W valve is to 
prevent signals from opposing each other in the logic 
circuitry. The W valve function will be seen as more cir-
cuits are examined. 
The gating functions just discussed can be implemented 
equally well with pure fluid components. A memory circuit 
for sending an input signal to two different locations is 
shown in Figure 8 •. The pair of bistable amplifiers en-
closed by the dashed line is considered as a single ele-
ment and can be made so physically. The reason for 
staging the amplifiers is to enable the element to remem-
ber its last setting even if the set or reset signal has 
been removed. The top amplifier is connected to supply 
pressure and is controlled by the set and reset signals. 
Once the amplifier is set or reset, it will remain in that 
state until the opposite signal comes on. Its output is a 
low level signal which biases the second amplifier. Thus, 
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r--- - --- --, 
I I 
I I 
Reset Y - Set Y ..... ..... 
....----.,-__--+---- Input Signal x 
~y element 
...__ __ _ -- ___ J . 
-xy ....... :----' '-------xy 
Figure 8. Memory Circuit for Sending Input Signal x 
to Two Different Locations 
when the input signal x appears at the bottom amplifier, 
it is steered by the bias signal that happens to be 
controlling. 
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When there is no input signal x, there is no output 
x:y or xy because the bias signal is strong enough to steer 
x through the second amplifier, but is not strong enough 
to cause an output without x. Wilson (31) has shown that 
a much weaker signal is needed at the control port to 
divert an incoming signal than is required to switch an 
established flow. 
The shut-off function can be accomplished in an 
almost identical manner. In this case, however, one of 
the outputs is vented and the shut-off bias signal must be 
strong enough to switch an established flow. 
The preceding discussion has shown that sensing and 
memory functions can be implemented with either pure-fluid 
or moving-parts fluidic elements. For the sake of brevity 
and consistency,only moving parts symbols will be used in 
the circuits involved in the remainder of this study. It 
is important to realize that the logic developed could 
also be implemented with pure fluid devices. The major 
purpose in discussing fluidic elements has been to provide 
an understanding of the key circuit functions involved in 
developing the synthesis procedure. 
A very simple two-cylinder automatic circuit with 
feedback inputs is shown in ]'igure 9. Note that only 
shut-off valves are required in the control circuit. The 
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CYL A CYL B 
a b 
A A B B 
-awa 
A = b W1 W1 set= b Wa set = a 




B = b SCHEMATIC FOR AUTOMATIC CIRCUIT A,·A, B2 ~ 
NO EVENT ab A A B B W1 We - -
1 A 00 '6wi o = a 0 = - 0 = '6 W:3 DET 0 = DET 
2 A 10 0 = - 0 = a 0 = b O = a W]. a a -
B 00 - a·= - - 0 = '6 0 = DET DET 3 0 = W]. a awa 
4 B 01 0 = b 0 = - 0 = b b 0 = b a Wa -
OPERATIONS T~~ 
Figure 9. Schematic for Automatic Circuit A,!, B, B 
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circuit equations are written immediately below the 
schematic. These equations are obtained directly from the 
schematic simply by labeling the lines and valves with 
logic notation and then determining the combinations that 
result in actuation signals. After the equations are ob-
tained, the circuit operation can be verified by filling 
out the operations table as shown at the bottom of the 
fig-qre. 
A distinguishing feature of this circuit is that the 
signal which switches on at the completion of an event 
goes directly through a prepared path to activate the next 
event in the sequence. For example, at the completion of 
event number 2, the retraction of cylinder A, signal a is 
turned on. Signal. a passes through the open valve W2 
which was opened at the beginning of event number 2. 
Thus, the start of event number 3 is triggered in the mini-
mum possible time. Had signal a been required to combine 
with another signal, there would have been a delay while 
this combination took place. In addition to its fast 
action, this circuit contains only two control valves and 
is the simplest circuit that could be used to perform the 
control function. 
One more interesting observation should be made about 
this circuit. The shut-off valve is not normally consid-
ered to be a logic element in that it does not perform in 
the classical sense. Circuits synthesized by the classi-
cal methods would not contain such an element. Yet it is 
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not possible to design a circuit with classical logic 
devices which is faster acting or has less valves. The 
conclusion is that the memory shut-off function is a 
desirable featur~ at least in the circuit just discusse~ 
and could possibly be used effectively in more complicated 
circuits. 
A slightly more complex automatic circuit is shown in 
Figure 10. Here, three cylinders are involved and an addi-
tional control valve is used. Again, the circuit equations 
are obtained and the operation verified in Table I. The 
comments made about Figure 9 also apply to this circuit. 
Although the entire spectrum of circuit behavior is 
contained in the operations table, a clearer insight about 
what is taking place can be obtained by omitting some of 
the information and building up a table that is logically 
equivalent to the actual circuit diagram. Such a table 
for the circuit of Figure 9 is shown in Table II. The 
first three columns of this table are identical to those 
of the corresponding operations table. The fourth column 
labeled CS contains the signal which switches on at the 
completion of the previous event. For example, at the 
completion of event number 1, signal a appears and is 
entered in column 4 in row 2. 
Now, in every case, the changed signal is the command 
signal for the event that is to occur. In the second row, 
signal a is commanding cylinder A to retract. However, as 
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OPERATIONS TABLE FOR AUTOMATIC CIRCUIT A,!, B, ~' C, C 
No. EVENT abc A A B B c c W1 -
1 A 000 
~ 
o"' a: CW1 o = w2 0 = b o = w3 0 = c DET 
2 A 100 o = w1 a 0 = a 0 = b 0 = w 3 0 = c 0 = a 
3 B 000 o = wt 0 = a. - 0 = b a w2 o = w3 0 = c 0 = DET 
4 B 010 o = w1 o = ; o = w2 b 0 = b 0 = c 0 = DET -
5 c 000 o = w1 o = a o = wa 0 = b b W3 0 = c 0 = DET 
6 c 001 0 = c o = a o = wa 0 = '6 o = w3 c c 
Wa 
0 = DET 
a 
DET 
0 = b 
0 = DET 
0 = DET 
W3 
0 = DET 
0 = DET 
0 = DET 
b 
DET 










TABULAR DISPLAY OF STRUCTURE OF AUTOMATIC CIRCUIT 
A,!~ B, ~ 
Inputs Shut Shut Off 
Event a b cs Off Set 
b 
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A 0 0 W1 b 




= B 0 0 a W:;:i a . 









simultaneously commanding cylinder A to continue to extend 
and, thus~ a contradiction existso To eliminate this un-
desirable situation, a shut-off valve, w1 , is placed in 
the b signal line. Now signal a directs cylinder A to 
retract and at the same time cuts off the opposing signal 
E, venting the A extend side of the power control valve to 
tank. When the next signal a comes on, it will have to 
pass through valve w2 before it can reach the power con-
trol valve for cylinder B. Therefore, signal a sets or 
opens W2 at the same time it shuts off w1 • Likewise, 
signal b turns off or resets W2 while opening W1 • The 
arrows indicate the action on the W valves. An arrow 
pointing down sets the valve while an arrow pointing up 
indicates a reset command. 
The last two columns are a tabular equivalency of the 
arrows. In row 1, bis entered in the sixth column to 
indicate that signal b opens valve w1 ,while in the last 
column and row l~ the lower case a indicates the shut-off 
or reset signal for W1 • 
It must be noted that a delay in switching the power 
control valve can occur while the actuating signal cuts 
off the opposing signal. However, this delay is less than 
that which results from combining input signals. This is 
because the new actuating signal is already acting on the 
power control valve as it switches the shut-off valve. In 
the combined signal situation, the new signal must actuate 
a combination element before a resulting signal can act on 
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the power control valveo 
Table III is a tabular display of the logic structure 
of the circuit of Figure lOo Again, this model clearly 
shows where the shut-off valves are needed to eliminate 
signal opposition and indicates the signals which are used 
to set and reset the shut-off valves. 
The two tabular displays were constructed using in-
formation from existing automatic sequencing circuits and 
reveal in logic notation the circuit structureo However, 
the real significance is that these tables could have been 
used to synthesize the circuits if only the sequential 
specifications were known. For example, the first four 
columns can be completed with information implicitly con-
tained in the specification. Now~ assuming that the CS 
column signals are all that are required to activate 
events in the same rows, signal contradictions become 
revealed. when a contradiction occurs, a W valve is re-
quired to shut off the opposing signalo After the number 
of W valves are established, the problem is to select 
signals which will appropriately set and reset these 
valves. 
Thus~ recognition of the role which shut-off valves 
play in an automatic fluid logic circuit and establish-
ment of a criterion for systematically selecting these 
valves are considered important steps in the development 
of a synthesis procedure. Next? a more complicated se-
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An intuitively designed automatic circuit with the 
sequence A~ Bi ~' }1j B, A,!.~ B is shown in Figure 11. The 
circuit is labeled so that the equations can be written in 
Boolean Algebra notation. The output equations are as 
follow: 
A= a(by4 ayl + b Y3 a Y1) = abyl Y4 +ab Y1Y3 
A = a Y2 
B = b Y4 
The equations for memory valve operation are tabu-
lated below: 
SECONDARY SET RESET 
b Y3 b a Y2 
b Y, b Y3 
-
a b Y4 a Y1 
- -a Y1 a Y1 
An operations table can now be prepared to verify the 
proper sequential operation of the circuit. This table is 
shown in Table IV. The table is started by listing the 
number and associated event in the first two columns. The 
states of the inputs are listed in the third column. The 
state of the input in each row represents the stabilized 
condition of the inputs at the completion of the previous 
a - b --
CYLA a . 
· CYLB 
b . 
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Figure llQ Intuitively Designed Automatic Circuit A~ Bj B 9 !_ 9 B, A, .f:. 9 B .p, 
O"\ 
Noo EVENT ab 
l A 00 
2 B 10 
3 B 11 
4 A 10 
5 B 00 
6 A 01 
7 !. 11 
8 B 01 -
TABLE IV 
OPERATIONS TABLE FOR INTUITIVELY DESIGNED AUTOMATIC CIRCUIT 
A, B~ ~5 ! 9 B1 Aj ! 1 ~ 
A A B B Y1 Ya 
a'6:V1Ys 0 = Y2 o = a:V1 0 = b 0"" DET b Ys 
0"" a 0 ""Ya abY:aYs 0 = b 0"" DET b Y's 
0"" a 0"" Ya 0 = b b Y4 0"" DET DET 
0"" a 
= 
0 = ay3 0 ""b b Ys 0"" b Ys a Y2 
0 = by3 o = a: abY1Ys o = Y4 b Ys 0 ""by3 
abY1Y4 o = a 0 = b o = Y4 DET 0 = DET 
0"' a - 0 = b o = Y4 0 = aby2 0 = DET a Ya 
0 = by4 0"' Y2 0 = b b Y4 0 = DET 0 = DET 
Ys 
o"" ai1 






o = a Y1 
Y4 




o "" a.y1 
0 = a Y1 
0 = DET 




event. For example, in row 3, the desired event is for 
Cylinder B to retracto The input signals which are avail-
able to help accomplish the desired event are a= 1 and 
b = 1. 
The next four columns of the table provide space for 
the equations which produce the desired outputs of the 
circuit. The last four columns are allocated to the equa-
tions associated with the secondaries or memory valveso 
Now, the table is ready to receive the circuit operation 
equations. 
An explanation of how thi.s table is filled out is in 
order since the circuit is considerably more complicated 
than the previously discussed circuits. In this case, it 
is necessary to work with the circuit schematic as well as 
with the algebraic equations~ particularly in establishing 
which elements provide the tanking functions for the out-
puts which must be off. 
Looking at row l~ it is apparent that the first 
desired event is for Cylinder A to extend. It is assumed 
at this point that a= 0 and b = 0 and that the memory 
valves are in their required positions. (These assump-
tions will be verified as the table is filled out, pro-
viding the circuit is actually designed to perform the 
desired sequence. Otherwise, the table will contain 
contradictions which show that the circuit will not work.) 
Now referring to the output equations, it is obvious that 
the only possible combination of signals and memory valve 
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positions which will permit Cylinder A to extend is 
ab y1 y3 o Therefore, this combination is entered in row 1 
in the column Ao Secondaries Y1 and Y3 must both be zero 
or in the uu reset n position. From the tabulated memory 
valve operation equations, it can be seen that no set or 
reset signal is acting on Y1 o Thus, the detent must be 
holding Y1 in the reset position and n O = DET u, is accord-
ingly entered in row 1 and column Y1 • Looking at Y3 and 
the tabulated equations, one can see that the signal a y1 
is acting to reset Y3 • Accordingly O = a y1 is entered in 
row 1 and column Y3 " Similarly, the combination b y3 in-
dicates that memory valve Y2 is in the "set 01 or "on" 
position and a Y1 indicates that Y4 is also set. 
Since the desired output is A, the output! must be 
off and vented to tanko By looking at the equation 
A= a y2 and the circuit, it is seen that this condition 
is satisfied by Y2 being in the set positiono Thus, 
0 = y2 is entered in row 1 and column Ao Output B must 
also be off because Cylinder Bis to remain retracted 
until A has completely extended. Both parts of the right 
side of the equation B - a '5 Y1 Y3 + 13 - must be a Y2 Y3 zero 
to satisfy this condition. Since a = 0 and b ::: 09 Y1 or 
Y3 must be zero to make the first part zero. From ;t'OW 1 
of the table., Y1 and y 3 are both found to be zero, which 
takes care of the first part of the equation. The second 
part is also zero because a= Oo Therefore, the variables 
a and y1 are sufficient to prevent an output B. The 
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equation O = a y1 is entered in the first row and column 
B. It does not matter whether the output signal £ is on or 
not during the extension of cylinder A. However 9 £ = 0 
because b = 0 and 11 0 = '6 11 is entered under~ in row 1. 
The first row of the table is now complete. The next 
step is to establish the states of the memory valves in 
the second row. First, it is established that Y4 could 
not have switched at the completion of the extension of 
Cylinder A and Y4 remains in the 11 set 11 position because of 
the detent. 81 DET II is entered under Y4 in row 2. This in-
formation is then used with the stabilized states of the 
inputs to show that Y3 is being held in the II reset" posi-
tion by the detent. In turn, the conditions of Y1 and Y2 
are likewise established and the entries are accordingly 
made in the table. 
After the states of the secondaries are determined 
for row 2, the output conditions can be found, completing 
the second row of the table. The third and subsequent 
rows are filled out by a similar procedure until the table 
is complete. The last row is checked to verify that it is 
compatible with the first row where the assumptions were 
made concerning the initial states of the memory valves. 
As can be seen from Table IV~ all of the output and 
memory valve operation conditions are satisfied. This 
confirms that the circuit will automatically operate .in 
the specified sequential manner. It should be obvious 
from the preceding that the operations table is a very 
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powerful tool for analyzing and checking out an existing 
circuit. To have checked this circuit any other way would 
have been extremely difficult, especially if there had 
been something wrong with the circuit. 
There are some interesting features of the circuit 
just analyzed which can best be shown in a tabular display 
similar to those made for the previous circuitso The 
first three columns of Table V are the same as the first 
three columns of the operations table (Table IV)o The 
fourth column shows the signal which changed at the comple-
tion of the ~revious evento The last column contains the 
signal which was actually used to initiate the event in 
the same row. 
In the first row, the new signal is o and the signal 
used to command cylinder A to extend is a y1 • b y3 • From 
the operations table it is apparent that the a y1 signal 
is already on and the Y3 valve is in the reset position. 
The circuit diagram shows that when o comes on, it is 
gated through Y3 and opens a check valve II and 01 gate to let 
the a y1 signal pass and act on the power control valve. 
Note that there is a delay which occurs when the '6 y3 
signal opens the ii and II gate. Had the o y3 signal gone 
directly to act on the power control valve, there would be 
no delay. A similar situation occurs in rows 2, 5, and 6. 
In row 4, the new signal is '6 while the output signal 
is a y2 • The operations table shows that signal '6 is 
gated through Y3 and resets Y2 • Again 9 a delay results 
TABLE V 
TABULAR DISPLAY OF PARTIAL STRUCTURE OF INTUITIVELY 
DESIGNED SEQUENTIAL CIRCUIT 
A, B, ~' !, B, A,!,~ 
No. Event Inputs cs Signal Used 
ab 
1 A 0 0 b -- by3 ay1 . 
2 B 1 0 a aya • by3 
3 B 1 1 b 8 
4 A 1 0 b -ay2 
5 B 0 0 -a -- . by3 ay1 
6 A O l b - O by4 ay1 
7 A l l a @ -
8 B 0 1 -a by4 
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while valve~ is reset. This condition is repeated in 
row 8. 
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In rows 3 and 7 the output signals are circled. Note 
that the changed signal bin row 3 is directly involved in 
generating the output signal. The operations table shows 
that valve Y4 was in the "set" state before b came on. 
Thus, signal bis gated through Y4 and goes immediately to 
shift the power control val.veo Likewise, in row 7, signal 
a goes directly through a prepared path to act on the 
power valve. 
Summarizing, there are six delays built into the 
logic circuit. These occur when one signal has to combine 
with another to produce an output. In two instances, 
(rows 4 and 8) the memory valves are shifted while the in-
put ports are pressurized. The most desirable output 
signals are circled in rows 3 and 7. In each case here, 
there is no delay because the event completion signal is 
guided through a pre-set memory valve directly to acti-
vate the next evento 
Two desirable features of well-designed circuits were 
brought out in this chapter. These are the use of the 
shut-off valves to eliminate signal oppositions and the 
presetting of Y yalves to avoid signal transmission 
delays. The next chapter will show how these features can 
be incorporated into circuits during synthesis. 
CHAPTER V 
DEVELOPMENT OF SYNTHESIS PROCEDURE 
Initial Development 
The objective of the following synthesis efforts will 
be to force the circuits to contain the same desirable 
features as the example circuits of Chapter IV. 
The last example will be used as a starting point. A 
preliminary synthesis table is shown in Table VI. The 
first four columns contain the same information as the 
tabular display in Table V. This time, however, an attempt 
will be made to always use the changed input signal to 
start the next event. Looking at the fourth column from 
the left, one can see that signal o associates with event 
A in row 1 and with A in row 4. That is, o is the signal 
which commands these events to occur. Thereforej in the 
next column (Associated Events) A,!::. is enteredo An arrow 
is drawn from o to A 9 A to show the relationship. Since 
signal '6 is asked to go to two different places at differ-
ent intervals of the sequence, a memory gating valve is 
needed. The last column contains the signal and memory 
valve combination. In row 1 9 the combination is '6 y 1 ~ a:p.d 












PRELIMINARY SYNTHESIS TABLE I FOR AUTOMATIC CIRCUIT 
A~ B~ ~9 !~ B~ A~!,~ 
Event Inputs I (Changed Input) II (Assoc. Events) 
A a E b< - A~ A - -
B ab a ' -- B, A -
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and 4, the memory valve Y1 will have to shift from '° set II 
to 00 reset 08 o 
Similarly, events are associated with the remaining 
input signals and memory gating valves assigned to proper-
ly distribute the signalso The last column shows that 
four memory valves or Y valves are required. Note that at 
least two events occur before a particular Y valve changes 
from its previous state to a new state. For example, in 
row 39 Y3 is in the set state and in row 6, Y3 is required 
to be in the reset state. Thus, there are two opportuni-
ties to change the state of Y3 between events 3 and 6. 
More will be said about this later. 
It is now necessary to check the output signal combi-
nations in the last column for contradictions. This is 
done by examining each event in the sequence and checking 
to see if an output signal which would cause the negation 
of the event is still on. This amounts to checking the 
output signal associated with the most recent negation of 
the event. ]'or example~ in row 1, the output combination 
is '5 y 1 ~ commanding event A to occur. The most recent 
negation was row 7 where the signal was a y2 • It can be 
seen from the input combination in row 1, that signal a is 
-off and signal a y2 must consequently be off. 'rhus, there 
is no conflict. Likewise, row 2 shows no conflict with 
row 8. However, rows 2 and 3 are found to represent a 
contradicti.on ~ with signal a y2 still commanding cylinder 
B to extend while signal b y 3 orders cylinder B to retract. 
Therefore, signal a y2 must be cut off before cylinder B 
can retract. Accordingly, a shut off valve is added. 
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Table VII shows the table compressed somewhat with an 
additional column labeled 10 Shut-off Valves 11 • Otherwise, 
the table is the same as Table VI. Two shut-off or W 
valves are required as indicated in the last column. It 
is also apparent when these valves must be on or off. Now, 
if appropriate signals can be selected for setting and 
resetting the Y and W valves, a workable circuit should 
result. The manner in which this is done is shown in 
Table VIII. 
The first seven columns are the same as Table VII. 
The next four columns are for the Y valves and the last 
two for the two W valves. In row 1, the output signal 
that causes cylinder A to extend is o y1 • This same sig-
nal is used to set valves Y2 and W1 • After the first 
event is completed~ signal a comes on and passes through 
Y2 and W1 so that the output signal for the second event 
is a y2 w1 3 which also sets Y3 • The output signal for 
event number 3 is b y3 which shuts off the opposing signal 
a y~ and simultaneously resets Y1 • In a similar fashion, 
the set and reset signals are chosen for the remaining 
memory valves. 
With the table complete, the circuit equations are 
read directly. The output equations for each event are 
read from columns III and IV and are written at the left 












PRELIMINARY SYNTHESIS TABLE II FOR AUTOMATIC CIRCUIT 
A~ B'i) ~~ !, B~ A,!~~ 
Event ab I II III IV (Shut Off Valves) 
A a: E b A, A b Y1 
B a b a B., A a Y2 W1 -
B ab b ~'i) A b Y3 
= 
( W1 must be off) - W1 
A ab b E Y1 
B a: '6 = B~ B -a a Y4 -
A a: 'b b b Ys W:z 
A a b 
= = 
( w2 must be off) a a Y:a W.z 
' 
B a: b = = -a a Y4 -
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'I1ABLE VIII 
SYNTHESIS OF EIGHT=EVENT SEQUENCE 
No. Event ab I II III IV 
1 A a: E b A9 A. b Y1 
/ 
2 B a b a B9 A a Ya Wi 
= 
3 B a b b ~~ A b Y3 W1 
4 A a b b E :r1 -
5 B a r; = B9 B = a a Y4 
6 A a b b b Y3 W.3 
= = 
7 A a b a a Y2 W2 
8 B :a b = = = a a Y4 
SYNTHESIS TABLE 
I. CHANGED INPUT SIGNAL 
IIo EVENTS ASSOCIATED WITH 
CHANGED INPUT SIGNAL 
III. SIGNAL AND.MEMORY VALVE 
COMBINATION 
IV. SHUT=OFF VALVES 
9UTPUT EQUATIONS 
B "" b Ys (w1) + a Y4 









MEMORY VALVE EQUATIONS 
SET RESET 
Y1 a Y4 b Y3 
Ya b Y1 b Ys 
= y 
·3 a Y2W1 a Y4 
Y4 b 
= = 
Y1 a Y2 
W1 b Y1 b Ys 
= = 
Wa a Y4 a Ya 
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result of output E y1 orb y,w2 o Event A will occur as 
the result of output bYt, or a y2 (w2 ). The w2 in parenthe-
ses indicates cut off of the signal opposing signal a y2 • 
The memory valve equations are read from the same columns 
and are tabulated below the table at the right. 
Table VIII is called a uu Synthesis Table II since it is 
used to synthesize the equations of a circuit which will 
satisfy the sequence specification. In completed form~ 
the table is logically equivalent to the circuit which 
results from implementing the equations with fluid logic 
hardware. 
To assure that the newly synthesized circuit will 
function properly 9 it is checked in the operations table 
(Table IX). The dashed lines indicate optional or "don't 
care uu conditions for the outputs. The table is built up 
one row at a time in the same manner as described for the 
intuitively designed circuit of the previous chapter. 
Except for optional conditions 9 the stable states of all 
the output signals and memory valves are shown at every 
interval of the sequence as well as the conditions which 
produce or maintain these states. 
Once the circuit equations have been determined from 
the synthesis table, a physical circuit can readily be 
implemented with fluid logic hardware or elements. A 
circuit schematic is shown in Figure 12. To avoid 
cluttering the diagram~ the set and reset signal lines and 
segments of the input signal lines are omitted. However, 
TABLE IX 
OPERATIONS TABLE FOR AUTOMATIC CIRCUIT A9 B~ ~ 9 !i B9 A9 ! 9 ~ 
= 
No. E1rent ab A A B B Y1 Ya , Ya Y4 
~ 
.,1 
1 A 00 b Yl 0 ,;, Y1Y2 o"" a Y4 = = - a Y4 b Y1 0"' DET 0"" DET 
-
2 B 10 - 0 ""' Y1Ya a Ya W1 0"" b a DET b Y1 a Yawl 0"" DET 
3 B 11 - 0"" b Ya o "' w1:14 b Ya Oaa: b Y2. DET DET 0"' DET 
4 A 10 o "' Y1 wa E :V1 o"' w1a - Oaa:DET DET DET E Y1 
5 B 00 o "":r1E = - a Y4 0 "" Y3Y4 O"" DET DET 0 "' a Y4 r; Y1 
6 A 01 b YsWa o ,,, b ; - 0 = YaY4 O"'DET 0 "' by3W3 o = a Y4 DET 
7 A 11 0 "' Y1 W2 = a Ya ~ 0""' y3 a O= DET 0 = DET 0"' DET o "" a Y2 
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0 "' a Ya 





















--, - .J 





























it is easy to see where each of these lines would connect 
and the circuit could be .implemented with actual hardware 
using the schematic as a guideo 
The valves immediately beneath cylinders A and Bare 
11 or 00 valves so that output A, for example 9 is obtained 
from signal D y1 orb y3 w2 o This means that if the valve 
-is in the position shown, and signal b y3 w2 comes on~ the 
valve will shift to the left, allowing the signal to pass 
througho A slight delay occurs while the 0 ' or ' 0 valve is 
shiftinga Now, if the or valve could be shifted prior to 
the output signal's arrival and held by a detent 9 there 
would be no delay and a faster circuit would resulto 
It so happens that this pre-shifting of the "or n 
valve can be accomplished and the result is shown in 
Figure l3a Note that the circuit is the same except that 
the 00 or uu valves are now pilot-operated de tent valves and 
are the same type as the shut-off valveso The signal used 
to shift the ou or 10 valve is the same signal used to set or 
reset the Y valve which directs the signal to the 11 or uu 
valveo Inspection of the schematic shows that there is no 
conflict of signals by using this method. 
A total of ten separate pilot-operated detent valves 
are required to implement this circuit. Four are gating 
valves and six are 3-way valves. Two signal transmission 
delays occur during a cycle of the sequence; one at the 
end of event 2 and the other at the end of event number 6. 
Referring back to Figure 11 9 it is seen that the 
I ... a I ~ b 
CYL A CYL B -
I ~a I ~b 
B B 
l 1. , a Y4 
a Y2W1 
a Y4 a Y4 
b y3 w2 
a Ya 
-
b Y1 'ti Y1 a Y2 b Ya w 






Figure l3o Schematic for .Automatic Circuit .A, B, ~$ .A 9 B~ .A, .A,~ (Modified) 
°"' .j:::-
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intuitively designed circuit also contains a total of ten 
valves (counting a pilot check valve and a plain check 
valve combination as one element)o Here too, four gating 
valves are used. 
From a standpoint of complexity, the two circuits are 
identical. However, if speed of operation is to be counted 
as an important factor, the circuit synthesized by the 
table must be judged superior because it has only two 
delays while the other has sixo The intuitively designed 
circuit provides a good basis for comparison. It was 
synthesized by an experienced designer and has been very 
carefully checked for possible simplification. Then too 9 
other formal synthesis procedures have failed to yield an 
improved circuit (22). 
The results obtained so far are encouraging. However, 
the procedure must be general if it is to be capable of 
handling the various types of sequences that may be en-
countered. The remainder of this chapter will be devoted 
to investigating a representative cross section of sequen-
tial problems and to developing the procedure as required 
to handle these problems. 
The first step is represented by a modification of 
the sequential problem just completed, with the results 
contained in Table X. Note that only three Y valves are 
required this time because signal a always associates with 
event B. Also, shut-off valve W1 must be open at two 











SYNTHESIS OF MODIFIED SEQUENCE 
Event ab I 
- -A a b b 
B a '6 a 
B ab b -
A a b b -
A a '6 -a 
B ab a 
A a b b 
B ab -a -
Output Equations: 
A = 'i:i Y1 + a Ya ( wa ) 






III IV Y1 Ya Ya W1 
b Y1 s 
a W1 
-b Ya W1 R R 
'6 Y1 W:;i s 
- -a Ya Wa R s 
a W1 
b Ya R 
- -a Ya s 
SYNTHESIS TABLE 
Memory Valve Equations 
Set Reset 
- -Y1 a Ya b Ya 
Ya b Y1 -a Ya 
Ya b Y1 wa b Ya 
-W1 a Ya b Ya 






output equations below the table, event B does not involve 
an "or" in its output equation. The w1 and w2 variables 
in parentheses indicate that the corresponding W valves 
must be off. However, the states of the W valves are 
accounted for in the memory valve equations so that it 
will not be necessary to include the variable in parenthe-
ses to correctly represent the circuit. After one more 
example, this notation will be dropped to allow more com-
pact equations. 
Proper operation of the circuit is verified in Table 
XI, while the circuit schematic is shown in Figure 14. 
Again, several of the interconnecting lines are omitted 
for clarity. The schematic indicates "or" valves for 
gating the output signals. However, these could be of 
the same preset type as shown in Figure 13. The same 
rules for selecting the preset signals would also apply. 
A more complicated sequence will now be examined. 
Two cylinders are still involved, but the number of events 
is extended to ten. The synthesis is carried out in Table 
XII. Two new features are brought out in. this example. 
First of all, note that signal~ associates with 
three separate events, requiring two Y valves to distrib-
ute the signal. This means that second order memory is 
involved. Secondly, signal a associates with two events, 
Band A. However, it causes event! to occur twice during 
one cycle of the sequence. The consequences of this sec-
ond feature will be brought out in the discussion 
No. Event ab 
1 A 00 
2 B 10 
.\ 
3 B 11 -
4 -A 10 
5 A 00 
6 B 10 
7 A 11 
8 B 01 -
TABLE XI 
OPERATIONS TABlLE FOR AUTOMATIC CIRCUIT A, B, -~'- !, A., B, !, B 
A. A B B Y1 Ya Ya -
b Y1 0 = waYa o = a - - b Y1 0 = DET - a Ya 
! 
- 0 = WaYa a W1 0 = ba DET b Y1 0 = DET 
- 0 = b Ya o = w1 b Ya 0 = b Ya DET 0 = D:m' 
; 
o = 11 a -- o = w1 0 = DEI' DET b Y1Wa by1 Wa -
- o = wab o = a 0 = DET 0 = a' Ya DET a Ya -
- o = w2 b a W1 0 = YaYa 0 = D:m' 0 = DET DET 
o = Y1 Ya b Ya - 0 = y2 a 0 = DE!' 0 = DE!' o = b Ya 




0 = b Ya 






0 = D:m' 
O = DET 
b Ya 
DET 
0 = a Ya 
0 = DET 
0 = DET 




I I :: CYL A I CYL B -a 
A A. ! t B 
aWi T B _c 
by2 --
r~, r~, re ~) t' ''~ I I I I L . __ .J L __ J L _ __; 
by2 bya 
I r-
b Y1 Wa 
-- a Y a Ya 
L1J b 
L!.J -a Y3 a Ya 









SYNTHESIS OF TEN-EVENT SEQU:ENCE 
No. E ab 1 II III IV Y1 Ya Y3 Y4 Ys W1 Wa W3 Ys 
\ 
1 A. ab a' A, B, B - s s - a Y1 Ya 
2 B ab a B, !, ! a Y3 W1 s 
3 B ab b ~' -A. b Y4 W1 s R 
4 A ab b !, A b Ys R 
5 B. ab - - - R s a a Y1 Ya 
6 A ab b b -Y4 Wa R s 
a y v - I 7 A ab a 31 W2 Rys Rys 
8 B ab - - - R s a a Y1 
9 A ab b '5 Ys W3 R 
ab - _./ - Sys Sys Rys 10 A a a Ya Y6 W3 - I,., 
I 
SYNTHESIS TABLE 
Output Equations Memory Valve Equations 
A - b - '5 -,:: a Y1 Ya + Y4 W:z + YB W3 Set Reset 
A -= b Ys + a YsCwa + ws) 
B - -:::: a Ys W1 + a Y1 Ya 
Y1 - = = a ';[.s ls a Ya Ys 
Ya a Ya Ys b ;x:s -Ys a Y1 Ya b Y4 !2 -
B b Y4 Cw1) - -:::: + a Y1 Y4 
a Y3 W1 a ;r1 Ya -Ys b l4 a ll 
Ye b Y4 W2 b Ys W3 -W1 b a Y1 ra l4 = 
Wa a 'l,l Y:a a 'l_3 "£.6 
Wa a Y1 a Ys Ys 
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that follows. 
The column labeled III contains the input signal and 
memory valve combinations- which are needed to caUse the 
as'sociated events to occur. The next column, labeled IV, 
indicates which outputs are contradictory and require 
shut-off valves. At this point of the synthesis, five Y 
valves and three W valves are required. The next step is 
to select set and reset signals for the eight memory 
valves. 
As in the previous synthesis table, a column is allo-
cated to each of the memory valves. The last column is 
labeled Y6 and the need for this sixth Y valve will now be 
discussed. Note that Y1 must be in the reset state at the 
beginning of event number 8. Now, the resetting is not 
allowed during the interval of event number 6 because in-
put signal a is still on and switching the Y1 valve with a 
on would cause a premature extension of cylinder B. 
Therefore, Y1 must be reset during the interval of event 
-number 7 and the only signal that can be used is a y3 • In 
row 1, it is clear that Y1 must be set before the start of 
event number 1. It is not permissible to shift Y1 in row 
9 because signal a is on and~~ unwanted output would 
result. For proper sequencing, Y1 must be set in row 10 
-and the only signal that is available is a y3 • Thus,~ 
contradiction is evident because signal a y3 must both set 
and reset memory valve Y1 • This problem is overcome by 
. l 
providing an additional Y valve to gate the a y3 signal 
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appropriately for setting and resetting Y1 • The new valve, 
called an auxiliary valve, is labeled Y6 and a column is 
provided in the table to permit selection of the associated 
set and reset signals. In row 7 the notation Rye means 
that output signal a y3 is gated through Ye to reset Y1 • 
This resulting combination a y3 ye is also used to reset 
shut-off valve W2 • 
The remaining set and reset signals are appropriately 
selected and shown in the table. The circuit equations 
are obtained by inspection directly from the table and 
written below. Note that the variable Ye and its comple-
ment do not appear in the output equations, but are con-
tained in the memory equations. 
Proper circuit operation is verified in Table XIII. 
A more compact notation is used in the memory portion of 
the table. The capital letter D means that the valve 
heading that column is held in the set state by the detent 
during the row interval. The combination "D/S" means that 
the valve is being held in the reset position by the 
detent. "S" means that the memory valve is set by the 
active output signal in that row. Similarly, "R" means 
that the active output signal is resetting the memory 
valve. The Ye or ys in parentheses means that the active 
output signal is gated through Y6 for the set or reset 
action. 
The circuit schematic is shown in Figure 15. The 
second order memory combination mentioned in Chapter IV is 
TABLE XIII 
OPERATIONS TABLE FOR AUTOMATIC CIRCUIT A, B, ~' !, B, A,!,~' A, A 
No. E ab A A B B Y1 Ya Ya Y4 Ys Ys 
1 A. 00 - 0 ;., YsY3 0 = a Ys D D '0/D 0/D 0/D a Y1 Ya - s 
2 B 10 - 0 = YsYs a Y3 W1 0 = b Y1 D D D s 0/D 0/D 
3 B 11 -.- 0 = b y3 O = w1Ya by4 D D D D s 0/D 
4 A 10 0 = Y2WaW3 b Ys o = w1 a - D R D D D 0/D 
5 B 00 0 = Y2EW3 - -- a Y1 Ya o = Y4Y1 D R D R D 0/D 
6 A 01 b Y4 wa o = b a - 0 = Y4Yl D 0/D R R D s 
7 A 11 o = Yswaw3 -a Ys - 0 = y4a R(ys) 0/D 0/D 0/D D D 
8 B 01 0 = y2 w2 b o = w1Y1 - -- a Y1 0/D 0/D 0/D 0/D R D 
9 A. 00 b YsW3 o = Ysa o = w1Y1 - 0/D 0/D 0/D 0/D R R 
10 A 10 o = awaw3 - 0 = W1Y2 sGs) S(ys) 0/D 0/D 0/D 0/D a Y3 -
S = Set R = Reset 





























I I ... b 
I I 
A ! ,_ ____ _ 
a Y1 Y2 b Y4 bys 
b .. yS W3 b Ys 
a Y3 y6 a Y1 




a yl Y2 
a Y3 
- -
a Y3 y6 a Y3 y6 
L!.J 
bySw3 a Y3 
L.LJ b LU 
a Y3 y6 
. b r4 w2 -a w b y"4 a 
a Y3 y6 
LLJ L-.i. b 
Figure 15. Schematic for Automatic Circuit A, B, B, A, B, A, A, B, A, A - - - -
a Y3 wl 
-._J 
.j:::' 
at the lower left. The schematic also indicates how the 
a y3 signal combination line is tapped and gated through 
Ye to provide the set and reset signals for Y1 • Again, 
the interconnecting lines are omitted. 
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An evaluation of this circuit can be made by compar-
ing it with the first circuit in this chapter~ Figure 15 
shows a total of fourteen valves whereas ten were re-
quired for the eight-event sequence. Two additional Y 
valves were required to distribute the input signals and 
one more W valve was needed. The third Y valve was neces-
sary in order to overcome the contradiction in setting and 
resetting Y1 • Thus, it may be concluded that the circuit 
,increased in complexity in direct relation to the in-
creased complexity of the sequence specification. One 
more delay was added as a result of the extra W valve. 
Counter Circuits 
The three circuits discussed so far have been of the 
ordinary sequential type described in Chapter II. Now, 
counting sequences will be considered. The synthesis of a 
2:2:1 counter is shown in Table XIV. Three cylinders, A, 
B, and Care involved. The specification requires cylin-
der A to cycle twice, then B to cycle twice and C to cycle 
once. 
An additional use is made of column II in this prob-
lem. As usual, the events associated with each input 
signal are entered in the row in which that signal first 
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TABLE XIV 
SYNTHESIS TABLE 2:2:1 COUNTER 
No. E abc I II III IV Yi Ya W1 Wa Ws Y3 Y4 
1 A a Ee - A s c W1 
2 .-A-- abc la .. !,! Sys Rys \ ' 
'-..,~.---/ '-·-..._-' 
3 A a tic -a A,B Yi R 
4 A abc a· Ys Rys Sys -' , 
5 B a Ee - - s a Yi Wa 
6 abc " Sy4 Ry4 B (b, ~'~ '·' 
7 B a Ee b B,C Ya R 
8 B abc b Y4 Ry4 Sy4 -
9 c a Ee b -Ya W3 
10 c abc c c s R -
Output Equations Memory Valve Equations 
A = - + a Yi Set Reset c Wi 
! = a. Y1 a Ys 
-· a Ys 
B = + b Ya b Y4 b Y4 a Yi wa Yz 
- -
B = b Ys c W1 a Y1 
Y4 - - b Ya c = b - a Yi W::;i Y2W3 
c = c Wi c a Ys 
-Wa a Ys b Y4 
Ws b Y4 c 
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appears. Next, the signal distribution valves are se-
lected and located in column III. Then the W valve 
requirements are determined and appropriate entries made 
in column IV. A column is allocated for each of these 
memory valves at the right of the table. Now, going back 
to column II, it can be seen that repeated events are 
entered in rows 2 and 6. This means that the input signal 
in each of these rows will appear twice in the sequence 
and cause the same event to occur each time. As far as 
output signal requirements are concerned, this situation 
is satisfactory. However, the signals appearing in column 
1 must also change the states of the memory elements in 
the circuit. Therefore, when a repeated signal initiates 
the same event, the signal must be augmented by gating 
valves to properly switch the memory valves. 
In row 2, signal a is seen to associate with event A 
twice; once in row 2 and the second time in row 4. 
Dropping down to row 4, Y3 is entered in column II. Y3 
will also associate with the a signal in row 2o 
Similarly, Y4 is entered in row 8 with the understandi~g 
that Y4 is also associated with the b signal in row 6. 
The significance of these entries will become clear as 
the set and reset signals for the Y and W valves are 
selected. Finally, columns are provided for Y3 and Y4 at 
the right of the table. 
The combination Sy3 is entered in row 2 and column 
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Y1 , meaning that signal and valve combination ay3 is used 
to set valve Y1 • Similarly, the combination a y3 is used 
to reset valve Y1 in row 4. Now valve Y3 must be reset 
during the interval of row 3. Therefore, the signal and 
valve combination a y 1 is used to reset Y3 , and is indi-
cated by the II R 18 in column Y3 • Likewise, signal b is used 
with valve Y4 to set and reset Y2 • As in the prev.ious 
example, valves Y3 and Y4 are termed "auxiliary" valves. 
So far, not much has been said about the selection of 
signals for switching the memory valves. In some cases 
there is no choice in the selection while in others the 
selection is arbitrary. For example, it was just pointed 
out that Y1 had to be reset by a Y) and Y3 reset by a y 1 • 
Also, Y1 must be reset by ay3 because row 2 represents the 
only row after row 5 in which signal a is off. Now, valve 
Y3 could have been set in any of the rows 5 through 10 
without affecting circuit performance or the complexity of 
the system. 
The procedure recommended by the writer is to first 
assign the mandatory set and reset signals and then select 
the remaining signals in an arbitrary, but systematic, 
manner. For example, Y3 had to be reset in row 3o Row 1 
was selected for setting Y3 because it is the latest row in 
which Y3 could be set. The only condition placed on the 
arbitrary selection is that the set and reset signals are 
not both on at the same time, resulting in an indetermi-
nate state of the valve. Had the signal in row 1 been 
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unsuitable, row 10 would have been next choice and so on 
until a compatible signal was reached. This provides a 
pattern of consistency and assures that two designers 
would develop identical circuits. Also, this method would 
facilitate writing a computer program for mechanizing the 
synthesis procedure. 
If integrated fluidic circuits are to be used to 
implement the logic, perhaps physical conditions might 
cause a different choice of the signals to be preferrable. 
It is also conceivable that interconnection of pilot lines 
in a large system would be simplified by some optimum 
choice of signals. However, these are possibilities that 
can only be dealt with at the implementation i:;;tage of the 
design. It would be a simple matter to code the arbitrary 
selections and indicate which alternate signals could be 
used. 
Table XV confirms that the circuit equations just 
developed will produce a properly functioning fluid logic 
circuit. Figure 16 is the corresponding circuit schematic. 
As in the other example circuits~ only two types of valves 
are needed. 
Until now, all of the example circuits have been 
synthesized using the single input signal that came on at 
the completion of one event to trigger the next event. 
Now, a different approach will be taken. Referring back 
to Table XIV, the input signal column shows that the 
combination ab c occurs every other row. This combination 
TABLE XV 
OPERATIONS TABLE 2:2:1 COUNTER 
~ .... ~~~~--,,-.~~~~~~ .... ~~~~~ c ~ 
No. I E I abc A A B B c c Y1 Ya I Ys I Y4 W1 w,. I W3 
----+ I I "'"4 ~ -~._.~~ --4- · 
1 I A I 000 I c W1 D 0/D 0/D 
--1.-=-·-i---::::~f--;-r::-~-~- 0/D 0/D 
0 = a I O = Wa Ya I O = b I O = W3 I O = c 0/D I 0/D S 10/D 
2 A I 100 0 = wia a IO = W2Y2 o = '6 Io = ws 0 = c S Ys 0/D D 10/D IR Ys 
I ----=,........______,-t--=_ 1 0/D O /D J...=-i~.i-:---2~1~-=t+:=-~~~~ -- -J,·· ~ 
ay1 o "" a Io "" w2Y2 0 = b -0 "" W3 0 = c DI 0/D R IO/D 0/D 
3 -'- I . I I ·I 
A 1000 
0 = b I O ::: w3 I O = c IR Ya 
r-. I + I I I i I I l . I 
4. A I 100 I O = W1 a IO = ay2 0/D I 0/D I 0/D 0/D IS Ys 0/D 
~ I I I ---+---~- ~~~--~~--l~-~~t--~-1-~~t--~~~~~~1--~ 
s 5 I B Io~~. = W1~1 j O = a ay1 Wa L . ... . 
6 I ~ 010 o "" W1Y1 f o = a o = w;ab b o "" w2 o = c o;n sy4 o;n 





D 0/D Ry4 IO/D 




~ 1.010 0 = W1~1 r O ~ a IO = ~2Yr· b O = b O = c o;nl Ry4 I 0/D I 0/D I 0/D I 6/D 
c ooo o = w1ST1 Fa f o = wa:v:E E '6 Y:aws o = c o;n o;n o;n o;n o;n I o;n 
~· 001 0 ~ c Y1 ~ = a -~ = waY·a lo ~ ... b I~ = W3 c 0/D 0/D 0/D 0/D S I 0/D 
S::: Set R::: Reset 
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CYU CYLC 
b ~c 
B B c 1l ~LI-
- by2 W3 
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of signals is used to synthesize an alternate circuit 
realization as shown in '11able XVI. 
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In this table, the input variables are replaced by 
their equivalent binary values and the combination ab c 
is replaced by the single variable d. When the coded 
value of the combined input signals is not 000, the value 
of d is zero. A "d" is placed in column I in every row in 
which the coded value 000 appears. In the remaining rows 
of column I, the variable is entered which makes the coded 
combination different from OOOo Column II shows the 
association of the variables in column I with the events 
in column E. Variable d associates with A twice, then 
with B twice and with C once. Variable a associates with 
! twice and variable b associates with B twice while 
variable c associates with Q. only once. The Y valves 
required to distribute the signals are entered in column 
3. This time, dis the only signal which must be 
distributed. 
A check for contradictions indicates that no shut-off 
or W valves are required. Signal b activates the same 
event twice in the sequence, so Y3 is entered in row 8 
with the implication that Y3 is also associated with row 
6. Similarly~ Y4 is assigned to signal a in rows 4 and 2. 
Now, the signal and memory valve combination dy1 y2 appears 
twice, resulting in the assignment of Y5 to rows 5 and 7. 




SYNTHESIS TABLE 2:2:1 COUNTER (ALTERNATE) 
No. E abc I II III Y1 Ya Ya Y4 Ys Ye 
.C~-
1 A. 000 d 'i?A;A,B,B,c Y1 Yg, RYe· 
I -
2 A 100 a !,! Sy4 -
3 .A 000 d Ys Y1Y:a. Sys 
4 A. 100 a Y4 Ry4 Ry4 -
5 B 000 d Ys - Rys Y1Ya 
.. 
6 B 010 b ~' B Sys -
7 B 000 d -Y1Y:a Sys 
8 B 010 b Ya Rya / -
-9 c 000 d Y1 
10 c 001 c c s s R -
Output Equations Secondaries 
Let d = a Ee Set Reset 
A= d Y1 c by3 Y1Ya 
A Ya c ay4 = a .... 
- - -
B = d Y1Ya Ys 
dy1 Ya Ys ¢lY1 Y:a Ys 
-
B = b Y4 dy1 Ya Ys dy1 Ya Ys 
c d - Ys b Ya a Y4 = Y1 
-Ys c a Y4 c = c -
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Six columns are provided at the right of the table -
one for each Y valve. Selection of set and reset signals 
completes the table. Circuit equations are obtained di-
rectly from the table and written below. Table XVII 
verifies that the circuit will function properly. 
Figure 17 is the schematic of the fluid logic circuit 
obtained from the equations of Table XVI. There are no 
shut-off valves in this circuit. However, two "and" valves 
are shown at the lower left. Their function is to provide 
the combination d = a o c. This circuit contains a total 
of eight valves whereas the circuit in Figure 16 requires 
nine. Thus, a savings of one valve resulted from the 
alternate synthesis method. However, Figure 17 contains 
five delays while Figure 16 contains three. The question 
as to which of these circuit realizations is better would 
be the subject of a trade-off study. The significance 
here is that two circuits with somewhat different features 
have been synthesized by systematic methods. This means 
that the synthesis procedure is more versatile in that the 
designer is provided with options which may be used to 
best satisfy some set of conditions. 
A 3:2:1 counter circuit is synthesized in Table XVIII 
and verified in Table XIX. The same procedure was used as 
in the first 2:2:1 counter. Note that second order memory 
is involved in the auxiliary part of the circuit as indi-
cated in row 4 and column II. A schematic is not shown 
because it is only a matter of implementing the equations 
'!'ABLE XVII 
OPERATIONS '!'ABLE 2:2:l COUNTER (ALTERNATE) 
No. E abc A. A B B c c Y1 -
l .A. 000 dY1Y.a o = a 0 = Ya 0 = '6 0 = Y1 0 = c D 
2 A. 100 0 = d a 0 = Y.a. j I j I j l D 
3 A 000 dY1Ya o = a 0 = Ya D 
4 A 100 o = Ya a 0 = d . ' D -
5 B 000 j I o = a dY1Ya 0 = b D 
6 B 010 j. 0 = d b , I D 
? B 000 dY1Ya 0 = b 0 = Y1 D 
8 B 010 , . o = Y1 b 0 = d ' , Ry3 
9 c 000 o = Ya , ' o = 11 0 = b dy1 0 = c 0/D 
10 c 001 0 = d o = a: 0 = Ya 0 = b 0 = Y1 c s 
S = Set R = Reset 
D = Detent Set 0/D = Detent Reset 
Y.a Ya . Y4 
D D Rys 
D D 0/D 
D D Sys 
Ry4 D D 
0/D Rys D 
0/D 0/D D 
0/D Sys D 
0/D D D 
0/D D D 
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a Y4 b Y3 
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-
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SYNTHESIS TABLE FOR 3:2:1 COUNTER 
N E abc I II lII IV Y1 Ya W1 Wa Wa Ya Y4 Ys tis 
1 A a Ee -c A W]_ s s 
2 A abc a. !,!,! Sy3y4 Ry3y4 Sy3y.1, 
i--- - A,A,B Rys 3 A abc a Y1 
4 A abc ~ Y3Y4 Ry3y4 -
5 A a Ee -a Ys Y1 Rys 
6 A abc a Ry3 Sy3 
'-, 
7 B a Ee - - s a Y1 Wa 
8 B abc b ~,!! Sys Rys 
9 B abc b B,C Ya R 
10 B abc b Ys ·Rys Sys -
11 c a Ee b -Ya W3 
12 c abc c c s R -
Output EQ 1s Secondaries 
A= CWt + ay1 Set Reset Set Reset 
!=a Y1 -ay3y4 ay3 W1 c ay3y4 
B = ay1wa + by2 Ya bys bys Wa -ay3 bys 
!! = b Ya -CW1 ay1Ys Wa bys c 
c = by2 w3 Y4 - -CW1 ay1Ys 
Q::: c Ys ay3y4 -ay3y4 
Ys ay1Wa bya 
TABLE XIX 
OPERATIONS TABLE 3:2:1 COUNTER 
No. E abc .A. A B B c c Y1 Y2 
1 A 000 - o = a: C W1 0 = W2Ya 0 = b o = w3 0 = c 0/D 0/D 
2 A 100 o = w1a a j I J I H ~ l Sy3y4 0/D 
3 A 000 -ay1 o = a: D 0/D 
4 A. 100 o = w1 a a 1 ' D 0/D 
5 A 000 - o = a o = w2Ya D 0/D ay1 
6 A 100 0 = W1Y1 a 0 = aya , ' Ry3 0/D 
7 B 000 j l o = a: -- 0 = b 0/D 0/D ay1 wa 
8 B 010 0 = wab b , ' 0/D Sys j l 
9 B 000 bya 0 = '6 o = w3 0/D D 
10 B 010 , ' 0 = WaYa b 0 = b ,, 0/D Rys 
11 c 000 o = w1Y1 , r 0 = WaYa 0 = '6 by:3W3 0 ·= c 0/D 0/D 
12 c 001 0 = CY1 o = a: o = waYa 0 = '6 o = w3 c 0/D 0/D 
S = Set R = Reset 
D = Detent set 0/D = detent reset 
Y3 Y4 Ys Ys 
s s 0/D 0/D 
D D Sy3y4 0/D 
D Rys D 0/D 
D 0/D Ry3y4 0/D 
Rys 0/D 0/D 0/D 
0/D 0/D 0/D 0/D 
0/D 0/D 0/ D s 
0/D 0/D 0/D D 
0/D 0/D 0/D R 
0/D 0/D 0/ D 0/D 
0/ D 0/D 0/D 0/D 




0/D 0/ D 
0/D 0/D 
0/ D 0/D 
0/D Sy3 
0/D D 
0/ D Rys 
0/D 0/D 
0/D 0/ D 


















at the bottom of Table XVII and the method for doing this 
has been adequately demonstrated by previous examples. 
An alternate 3:2:1 counter circuit is synthesized in 
Table XX in the same manner as the alternate 2:2:1 counter. 
Table XXI confirms proper operation. Again, one less 
valve is required to implement the alternate circuit and 
no shut-off valves are called for. Second order memory is 
used two places in the auxiliary portion of the circuit. 
Large Ordinary Sequences 
Two more ordinary sequential circuits will be inves-
tigated now to permit further development of the synthesis 
procedure. The first is a fourteen-event sequence shown in 
Table XXII. The synthesis is carried out the same as in 
earlier examples. Because of the large number of memory 
valves involved in this problem, the synthesis table 
nearly fills the page. A more compact form appears as 
Table XXIII. 
The first five columns of the two tables are the same 
except that the inputs are given binary values in Table 
XXIII. The sixth column from the left is labeled Y and 
the seventh is labeled W. Now, only the subscripted num-
bers appear in these columns. For example, 5 in the Y 
column means y 6 and 3 means y3 • In the W column, the 
n w-not II variables are omitted. The 7, for example, in 
this column means w7 • Two double columns are placed at 
the right of the table. One pair for the W valves and the 
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TABLE XX 
SYNTHESIS TABLE 3:2:1 COUNTER (ALTERNATE) 
No. E abc I II, III Y1 Ya Ya Y4 Ys Ys ~7/ Ye ,;/ ~ 
v 
1 A. 000 d A,A,A,B,B,°C Y1Y2 Sy4y5 Sy4ys 
2 A 100 a !, !, A Ry7ye 
3 A 000 d Y4 Ys Y1Ya . Ry4ys 
4 A 100 a Y7 Ye Ry.,,ye 
5 A 000 d Y1Ya R Y4 
6 A 100 a Ry.,, Sy.,, 
7 B 000 d -Ys Y1Ya Sys 
8 B 010 b 12, B Ry3 -
9 B 000 d - Rys Y1Y2 
10 B 010 b Y3 Rya 
-11 C 000 d Y1 
12 c 001 c c s s s s -
Output Equations Secondaries 
Let d - b - Set Reset = a c 
A d Y1 
Y1 c by3 = Ya 
-Ya A c ay7 = a 
B = d Y1 -Ya Ya dY1Y2Ys dY1YaYs 
-
B = b Y4 c ay7ye 
c = d Y1 Ys c ay.,,ys 
-
c = c Ya ay7 by3 
Y.,, dY1Y2Y4Ys dY1Y2Y4 
Ye dy1 YaY4Ys dY1Y2Y4Ys 
TABLE XXI 
OPERATIONS TABLE 3:2:1 COUNTER (ALTERNATE) 
No. E abc A A B B c c Y1 Ya Ya Y4 
1 A 000 dY1Ya o = a 0 = Ya 0 = b 0 = Y1 0 = c D D 0/D D 
2 A 100 0 = d a J ' I ' l JI D D 0/D D 
3 A 000 dY1Ya o = a D D 0/D D 
4 A 100 0 = d a , I D D 0/D Ry7ya 
5 A 000 dY1Ya o = a 0 = Ya D D 0/D 0/D 
6 A 100 o = Ya a 0 = d 1 ' D Ry7 0/D 0/D 
7 B 000 4 l o = ; dY1Ya 0 = b D 0/D Sys 0/D 
8 B 010 4 I 0 = d b . ' D 0/D D 0/D 
9 B 000 dY1Ya 0 = b 0 = Y1 D 0/D Rys 0/D 
10 ~ ~ 010 , ' o = Y1 b 0 = d 1 ' Ry3 0/D 0/D 0/D 
11 c 000 o = Ya , I o = Y1 0 = b dy1 0 = c 0/D 0/D 0/D 0/D 
12 c 001 0 = d o = a 0 = Ya 0 = b 0 = d c s s 0/D s 
S = Set R = Reset 









































other for the Y valves. The 6 in the "Set" column under 
"'W-Valves" means that Ws is set by signal b y3 w.,... Each 
expression can be checked against Table XXII, which con-
tains identical information in a different form. 
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Circuit equations obtained from Table XXIII are 
listed in Table XXIV. Here another step is made toward 
more compact notation. The output equations in their com-
plete form are listed at the top left with the equivalent 
expressions for these equations at the right. Output 
signal A is equal to a y1 in row 1 and is equal to c YsWs 
in row 12. Thus, the expression A== A(l) + A(l2) means the 
same thing. The advantage o~ this notation is that it 
simplifies writing the secondary equations as shown at the 
bottom of the table. This also emphasizes that the sec-
ondaries are all set and reset by the output signals. 
All of the previous examples have used the operations 
table to check the developed circuits for proper opera-
tions. However, after one has become experienced in using 
the synthesis table; this additional check is unnecessary 
because the synthesis table can be checked directly for 
contradictions. Therefore, the operations table will not 
be used in the remainder of this chapter. In actual prac-
tice, it would be advisable to verify all circuits in the 
operations table because it. does provide an independent 
check and presents all of the information in a form that 
is possibly more convenient for row-by-row checking. 
Table XXV contains an alternate synthesis of the 
No. E abed I II 
l A abed = A~C a 
2 B abed a B,~ 
3 
;.-·) ,B, 
1-, abed b ~'j! ! 
\ .' 
4 c l 'abed b C'j! 
5 D I abed c D,.Q 
I 
\ 
6 c ,,! abed d - ,,, 
I 
7 (Bp abed -c B,A 
'·J 
8 A abed b 
9 c abed -a 
10 D abed c 
11 c a.bed d 
12 A abed -c 
' 
13 B abed a 
--, 
14 .A. abed. \~' , I - I I , ____ ..., 
TABLE XXII 
SYNTHESIS TABLE FOR FOURTEEN-EVENT AUTOMATIC CIRCUIT 
III IV Y1 Ya Y3 Y4 Ys Ya W1 Wa Wa 
Y1 - s R s 
Ya Wa:C- s 
Ys r s R 




- R Y3 W7·_ 
- R Y1 We' 
- s Ys 
Ws:-· R 
-Ys W9, R R 
-Ya R s 
- ,--..._, s Y4 - . Wl,,' 
















MODIFIED SYNTHESIS TABLE FOR FOURTEEN-EVENT AUTOMATIC CIRCUIT 
W=Valves Y-Valves 
No. E abed I II y w Set Reset Set Reset 
1 A. -0000 a A,C 1 2 1 2 
2 B 1000 a B,~ 2 2 3 
3 B 1100 b ~1! 3 4 2 4 
4 c 1000 b C,! 4 4 5 
5 D 1010 c D~Q 5 5 4 
6 c 1011 d 5 7 6 
7 B 1001 ! __ ~--- B,A 
-
6 5 3 
8 !- 1101 b· 3 7 6 1 
9 c 0101 - I 6 7 5 a 
10 D 0111 c. 5 3 6 
11 c 0110 d 3 8 6 
12 A 0100 - b 8 3 2 c 
13 B 1100 a 2 1 8 4 
14 A. 1000 b ~ 1 1 
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TABLE XXIV 
EQUATIONS FOR FOURTEEN-EVENT AUTOMATIC CIRCUIT 
Out:eut Eguations 
A = a Y1 + c Ys Ws = A ( 1) + A ( 12 ) 
.! = b Ys W7 + '5 Y4 W1 = _!(8) + !(14) 
B = a Y2 W2 + c Ys = B(2) + B(?) 
~ = b Ys + a Y2 = ~(3) + £!(13) 
C = b Y4 W4 + a Y1 Ws = C(4) + C(9) 
Q:::: d W5 + d W3 = £(6) + Q(ll) 
D::::: c Ys = D(5) 
D::::: c Ys = Q(lO) 
Secondary Equations 
Set Reset Set Reset 
Y1 A(l4) !(8) W1 ~(13) A(l) 
Y2 A(l) A(l2) W:a A(l) ~(3) 
Ys B(2) B(7) W3 Q(lO) A(l2) 
Y4 ~(3) ~(13) W4 ~(3) D(5) 
Ys C(4) c(9) Ws D(5) B(7) 
Ys £(6) Q(ll) Ws ,!(8) Q(lO) 
W7 Q(6) C(9) 


















SYNTHESIS TABLE FOR FOURTEEN EVENT SEQUENCE (ALTERNATE) 
E abed I 
A 0000 l 
B 1000 B,C,.A 
B 1100 ~'~ 
c 1000 1 
D 1010 l 
c 1011 1 
B 1001 1 
A 1101 1· 
c 0101 l 
D 0111 1 -
c 0110 l 
A 0100 l 
B 1100 2 -













A= abd + abed Yl 
B = abed Y1 Ya+ bed 
B = abd 
c = abed Yi Ya+ acd 
c ='aed + bed 
D = acd 
D = acd 
SECONDARY EQUATIONS 
Set Reset 
Ya ab abd 
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fourteen-event sequence which results in'a different cir-
cuit realization. This ~ime, the entire combination of 
input signals is considered. Column I contains informa-
tion about the input signal combinations and the associ-
ated events. In row 1, the number 1 indicates that the 
coded combination 0000 occurs only once in the sequence. 
In row 2, the combination 1000 associates with three dif-
ferent events, B, C, and!_. Row 3 shows that the combina-
tion 1100 associates only with Band occurs twice. A 2 is 
entered in row 13 to indicate that combination 1100 is 
used elsewhere. The remaining combinations are unique, 
associating only with the event in the same row. Thus, 
l's are entered ip these rows. 
Since the combination 1000 represents a signal which 
goes to three places, two Y valves are required for dis-
tribution. These two valves are shown in column II. A 
check for output signal contradictions shows that W valves 
are not required. Set and reset signals are selected for 
the memory valves and are indicated in the twq right-hand 
columns. The circuit equations are read from the table 
and after simplification, are shown at the right. Simpli~ 
fication is accomplished by eliminating redundant terms 
from the signal combinations. Only the variables re-
quired to maintain the uniqueness of the output signals 
are retained. For example, the first equation was reduced 
from A= a 6 cu+ ab ca to A= a ca. 
By comparison of the circuit equations in Table XX:V 
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with those of Table XXIV, it would appear that a simpler 
circuit has been provided by the alternate synthesis. 
However, twenty-four valves are required to implement the 
alternate circuit while only twenty are needed for the 
circuit represented by Table XXIV. (The numbers of valves 
required are obtained by counting the number of logic 
II ands" and "ors 11 · represented by the equations and adding 
to these the number of Wand Y valves listed under 
"secondaries".) Also, several more delays are present in 
the combined-signal circuit. In an actual system, the 
available hardware could possibly cause one of these cir-
cuits to be preferred. 
Tables XXVI and XXVII represent the development of an 
eighteen-event ordinary sequence. Second order memory is 
required four times to distribute the signal as can be 
seen in the Y column. Commas are inserted between the 
numbers in the Y column to prevent misreading. In row 10, 
the input-signal and Y-valve combination that causes an 
output~ is c y.,,y8 • Commas are also used to separate num-
bers in the Set and Reset columns, but a slightly differ-
ent meaning is given. For example, in the Reset column of 
row 11, the expression "4,6" means that Y4 and Ya are both 
reset in that row. Modified notation is used again to 
simplify writing the secondary equations. 
A different circuit realization is obtained for the 
eighteen-event sequence by the synthesis method used in 
Table XXVIII. The same procedure was used as in the 
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TABLE XXVI 
SYNTHESIS TABLE FOR EIGHTEEN-EVENT AUTOMATIC CIRCUIT 
W..-Valves Y-Valves 
No. E abc I II y w Reset Set Set Reset 
A. . 000 - A, B, l3 /1., . " 2,3 1 c 1 
(; 
2 B 100 a B,~,C 2,3 .1 2 4,5 
3 A 110 b" !,C,~ 4,5 2 6 
4 c 010 - C,Q,£ 6 2 3 7,8 a 
5 A 011 · c A,~,! 7,8 3 
6 B 111 a 2,3 3 9,10 
7 c 101 b Q,!,A 9,10 · 3 4 1,5 
8 B 100 - r 4 c 
9 c 110 b 4,5 8 
10 B 111 c 7,8 10 
-11 A 101 b 9,10 4,6 
12 c 001 - 6 a 
13 B 000 - - 4 c 1 
14 B 010 b 4 4 5 9 
15 A 000 b 9, 5 2 
-16 c 100 a 2 5 7 
·--
7 17 A 101 c 1 1 -
18 c 001 - b a 
TABLE XXVII 
EQUATIONS FOR EIGHTEEN-EVENT AUTOMATIC CIRCUIT 
Out:eut Equations 
-A = c Y1 W1 + c Y7Ys 
A = b Y4 Ys Wa + b yg 
B = a Ya Ys + c Y1 W4 
B = -a Ya Ys W3 + c Y7 
c - b Y4 -= a Ya + Y6 + 
.£ = b Y9 Y10 + a Ys 
Secondary Equations 
Set Reset 
Y1 _!(17) .£(7) 
Y2 A(l) A.(15) 
Ys A(l) A(5) 
Y4 B(2) !(11) 
Y5 B(2) £(7) 
y6 !(3) !(11) 
Y7 c(4) C(l6) 
Ye c(4) c(9) 
Yg ~(6) ~(14) 
Y:io ~(6) ~(10) 
+ b yg W5 
- -Ym + c Y7 
- b Y4 Ys + 
-a Ya 
= A(l) + A(5) + A(l5) 
= !(3) + !(11) + !(17) 
= B(2) + B(8,13) 
= ~(6) + ~(10) + ~(14) 
= C(4) + C(9) + C(l6) 


































SYNTHESIS TABLE AND CIRCUIT EQUATIONS FOR EIGHTEEN-EVENT 











R Output Equations 
A= a E c Y1 +ab c 
A= ab c y 3 +ab c Ys 
B =ab C Y2 +ab C Y1 
~ = a b c + a b c Y4 
101 
011 A 5 C = a b C Y4 + a b C Ys + a b C Y2 
111 ~,! C =ab c Ys +ab c 
101 £,!,! 5 3 
100 2 Secondary Equations 
110 3 1,5 Set Reset 
111 Y1 ~(14) C(9) 
101 5 2 Ya _!(11,17) ~(14) 
001 £,2 Ys C(l6) £(7) 
000 1 4 Y4 ,!(3) B(l3) 
010 1+ 1 2 Y5 A(5) C(9) 
000 1 
100 2 3 
101 5 2 
001 
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alternate fourteen-event sequence in Table XXV. This 
time, the output equations contained no redundant terms 
and could not be simplified. It is interesting to note 
that the alternate circuit can be implemented with twenty-
four valves, whereas twenty-five valves are needed to 
implement the equations of Table XXVII. However, the 
alternate circuit contains eighteen delays while the other 
circuit has only five. 
In the four example sequences which have been synthe-
sized two ways, there has been little difference in the 
total amount of circuit components needed. The two counter 
circuits and the eighteen-event sequence each required one 
less component when synthesized by the alternate method. 
The fourteen-event sequence used four more in the alter-
nate configuration. This variation is probably due to the 
fourteen-event sequence having more cylinders and fewer 
repetitions in comparison to the other sequences.. In every 
case, the faster circuit operation was provided by the 
procedure which used only one input signal rather than 
input signal combinations for initiating the events. 
Complex Sequences 
Two types of sequential circuits have been synthe-
sized. These are the ordinary sequential and counter cir-
cuits. Combinations of these two are called complex 
sequential circuits. It will now be shown that complex 
sequences can also be treated by the procedures which have 
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been developed. 
A twenty-four-event sequence which includes a 3:2:1 
counter dispersed in the sequence is synthesized in Table 
XXIX. The table has been modified slightly and additional 
notation included. A new column has been added between 
the Y and W columns. This is a check column. Whenever an 
input signal and Y valve combination occurs only once, an 
II X" is entered in that row in the check column and that 
row need not be considered for auxiliary memory valves. 
For example, the combination a y1 y2 appears only in row 4. 
Therefore, an "X" is placed in the check column. The 
combination b y 5 y6 appears in rows 8, 10, and 12 and, 
consequently, the check column is left blank. Note that 
all of the unchecked rows, with the exceptions of 13 and 22, 
contain auxiliary Y valves as shown in column II. The 
signal combination appearing in rows 13 and 22 is not used 
for switching any memory valves and does not need an 
auxiliary valve. 
The new notation is contained in the Sand R columns 
at the right of the table. For example, 11 4, 5(13)" is 
entered in row 12 and the S column under "W-Valves ". This 
means that W4 and W5 are set by the combination b y 5 y6 y13 • 
The first three variables, b y 5 y6 , represent the B signal 
in row 12. The numbers in parentheses refer to the auxil-
iary Y valves required to direct the output signals to 
their desired switching locations. 
The circuit equations are obtained directly from the 
Noo E abc 
1 A 000 
2 B 100 
3 A 110 
4 c 010 
5 B 011 
6 c 001 
7 B 000 
8 B 010 
9 B 000 
10 B 010 
11 B 000 
12 B 010 
13 c 000 
14 A 001 
15 A = 101 
16 A 001 
17 A. 101 
18 B 001 
19 c 011 
:20 A 010 
21 B 110 -
22 c 110 
23 c 101 
24 A 100 
TABLE XXIX 
SYNTHESIS TABLE FOR TWENTY-FOUR=EVENT SEQUENCE 
INCLUDING 3:2:1 COUNTER 
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W-Valves Y-Valves 
l II y w R s s R 
- A,C,A,B 1,2 1(-17.) 3,4(17) a 
17 
a B,!,!,~ 3,4 x 2 5,6 
b !,~'~'~'.2 5,6 x 2 
- 1,2 x 2 7,8 a 
c ~,A,Q 7,8 x 2 9,10 
b Q,B,B,c,c 9,10 x 3 11,12 
- B,A,! 11,12 x 13,14 6 c 3 
b 13,14 5,b 3(13,14) 16(13,14) 10(13,14) 
b 16 - ,, 14(16) 9,10 
b 13,14 5,b 16(13,14) 
b 16 9,10 13(16) 
- 5,b 4,5(13) 8,9(13) b 13 
b 9 5 
c 7,8 x 4 15 4 
a 15 I 3,Zi'. 4(15) 2(15 17(15) 
- 17 15(17) a 1,2 
a 15 3,r; 1(15) 
- 1 x 5 a 
b 5 x 12 
-c 11,J,.2 x 3 
a 3 x 7 
b 9 5 
c 7 x 5 1 11 
- -c 11 x l 1,17 
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synthesis table and are listed in·Table XXX. Note in the 
secondary equations W4 and W5 are set by B(l2)y13 • This 
is the combination discussed in the preceding paragraph. 
An attempt will now be made to indicate the effort 
that would be involved in synthesizing a circuit for the 
preceding problem using the flow table approach. Table 
XXXI is a primitive flow table containing the twenty-four-
event sequence specification. Table XXXI is also the 
reduced flow table because there are no redundant rows. 
Table XXXII shows the flow table merged. This merger is 
not necessarily optimum but is merely meant to show the 
number of rows that remain after merging. In this case 
there are twelve. As indicated at the left·, four active 
secondary valves are required to provide unique coded 
values for each row. 
The four secondaries plus the three input signals 
make this a seven-variable problem. This means that 
seven-variable Karnaugh maps would be required for obtain-
ing the circuit equations. Ten of these maps would have 
to be filled out and read to provide the four "set" equa-
tions for the secondaries and the six output equations. 
Each map would contain spaces for 27 or 128 possible 
entries. The vn reset II equations for the secondaries would 
then be developed by solving the "set" equations for their 
complementso An operations table verification of the cir-
cuit would be mandatory because of the high probability 
of making mistakes during the procedure. By comparison, 
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TABLE XXX 
CIRCUIT EQUATIONS FOR TWENTY-FOUR-EVENT SEQUENCE 
Output Equations 
A(l,16) + A(l4) + A(20) - - -A = ay1 Ya + cy7 Ye w4 + c Yn Y12 
A A(3) + !(15,17) + !(24) = by5 Ye + a Ys Y4 + C Y:o. W1 
B(2) + B(7) + B(9,ll) + B(l8) + cyn -B = aya Y4 Yw W3 + by9 Ym +ay1 
B ~(5) + ~(8,10,12) + ~(21) = cy7 Ye + bys Ye + ay3 
c c(4) + c(13,22) - - Wa + by9 = ay1 Ya W5 
c Q(6) + Q(l9) + f.(23) = by9 Y10 + bys + cy7 
Secondary Equations 
Set Reset Set Reset 
Y1 ,!(24) A(17)y15 Y:ia f.(6) f.(19) 
Ya _!(15)y15 !(13) Y13 B(7) B(ll)y:13 
Ys A(l)y:r, .A.(20) YM B(?) B(9)y:s 
Y4 A(l)yr, A.(14) Y15 .A.(14) A(l6)y17 
Ys B(2) B(l8) Y13 ~(8)y13 Y14 B( 10 )y13 Yl4 
Ye B(2) B(?) Y17 ,!(24) ,!(15)y15 
Y7 C(4) ~(21) W1 .£(23) A(l)yr, 
Ya C(4) ~(12)y:13 Wa B(2) !(5) 
Ys ~(5) ~(12)y13 W3 Q(6) B(8)y13 YYJ, 
YJO ~(5) ~(8)y:13 YJA W4 ~(12)y13 ,!(15)y'.115 
Yn .£(6) f.(23) Ws ~(12)y13 Q(23) 
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TABLE XXXI 
PRIMITIVE FLOW TABLE FOR TWENTY-FOUR-EVENT SEQUENCE 
I 
abc Outputs 
No. E 000 001 011 010 110 111 101 100 AA.BBCC - - -
1 A (0 2 100-0-
2 B 3 0 -0100-
3 A 4 0 01-00-
4 c 5 G) 0--010 
5 B 6 ® 0-01-0 
6 c 7 © 0-0-01 
7 B 0 8 0-100-
8 B 9 ® 0-010-
9 B G) 10 0-100-
10 B 11 @ 0-010-
11 B (11) 12 0-100-
12 B 13 (1~ 0-010-
13 c Q-3) 14 0-0-10 
14 .A. ~0 15 100--0 
15 1 .A. 16 ~j) 010--0 
i& A ~6) 17 100--0 
17 A 18 @ 010--0 
18 B @ 19 0=10-0 
19 c @ 20 0--001 
20 A @. 21 10-00-
21 B @ 22 -0010-
22 c 23 @ -00-10 
23 c @ 24 -00-01 
24 A 1 @ 010-01 
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TABLE XXXII 
MERGED FLOW TABLE FOR TWENTY-FOUR-EVENT SEQUENCE 
abc 
Y1 Ya Y3 Y4 000 001 011 010 110 111 101 100 
0 0 0 0 0 6 0 © 0 © 
0 0 0 1 7 © 8 
0 0 1 1 9 © 
0 0 1 0 G) 10 . 
0 1 1 0 11 @ 
@ ,_ -· 0 1 1 1 12 
0 1 0 1 @ @ @ 15 
0 1 0 0 16 @ 
1 1 0 0 @ 17 
1 1 0 1 @ @ @) @. @ 22 
1 1 1 1 23 @ 
1 1 1 0 1 @ ® 
1 0 1 0 
101 l· 
1 0 0 1 
1 0 0 0 
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the synthesis table approach required only one sheet of 
paper for developing a circuit. Thus, the effort is many 
times less. 
To truly emphasize the power of this new method, a 
larger complex sequence will now be discussed. The syn-
thesis of a forty-two-event sequence including a counter 
circuit is contained in Table XX:XIII. Eight cylinders are 
involved. The Y column indicates third order memory. 
Otherwise, the discussion of the previous problem applies 
here. Table XXXIV lists the circuit equations. 
It can be shown that this problem would involve 
thirteen variables if a synthesis attempt were made using 
the flow table method. A total of twenty-one 13-variable 
maps would be required to obtain the circuit equations. 
The writer is unaware of anyone who can interpret such 
large maps without the aid of a computer. It is also 
doubtful that many designers have the skill and experience 
to design such a complex circuit by intuitive methods. 
The forty-two-event sequence was synthesized on two 
Bi x 11 sheets using the synthesis table procedure. It 
should be obvious that much larger problems can be readily 
solved by this approach. 
Procedure Outline 
In order to provide a check list or guide for synthe-
sizing circuits, the basic procedure which has been devel-
oped in this chapter is summarized in a step-by-step 
N E abcdeghk 1 
1 A 00000000 k 
2 B 10000000 a 
3 c 11000000 b 
4 B 11100000 c 
5 D 10100000 b 
6 A 10110000 d 
-7 E 00110000 a 
8 c 00111000 e 
-9 B 00011000 c 
10 K 01011000 b 
11 E 01011001 k 
-12 G 01010001 e 
13 B 01010101 g 
14 H 00010101 b 
15 A. 00010111 h 
16 A 10010111 a 
-17 A 00010111 a 
18 A 10010111 a 
-19 A 00010111 a 
20 A 10010111 a 
-21 G 00010111 a 
TABLE XXXIII 
SYNTHESIS TABLE FOR 42 EVENT SEQUENCE 
(INCLUDES 3:2:2:1:1 COUNTER) 
W-Valves Y-Valves 
11 y w R s s 
A,!! 1 x 2 2 
B,!,!,! 2 x 1 3,4 
C,K,~,~ 3;4 x ·1 5 
~,Q 5 x 4 6,7,8 ... 
D,H,B,C 6,7,8 x 2 6 9 
!,Q 9 x 6 10,11 
E,A,A,Q 10,11 x 4 12 
Q,B 12 x 5 13 
B,H 13 x 5 3 
3,4 x 4 8,9 14 
!,Q 14 x 9 15 
G,.!f 15 x 8 5 7 16 
~,Q,Q 16 x 
6,7,8 x 6 17 
A,_!! 17 x 7 11 22,23 
-22,23 2 7(22,23) 24 (22,23) 
24 -10,11 
22,23 2 
24 - 11(24) 10,11 
-22 2 8(22) 10(22) 












TABLE XXXIII (Continued) 
W-Valves Y-Valves 
N E abcdeghk 1 11 y w R s s R 
-22 E 00010011 g E,G,D 18,19 x 12 
-
23 B 00011011 e 12 x 10 25 3 
24 - 10(25) 7(25) B 01011011 b 25 3 
25 B 00011011 b 6,7 x 13,16 25 
26 B 01011011 b 25 -3 12(25) 6(25) 
27 c 00011011 b 6 x 16 5 
28 D 00111011 c 5 x 13 11 20 
- 26 16 29 G 00101011 d G,~ 20 x 12 
30 G 00101111 g 26 16 12(26) 19(26) 
-31 G 00101011 g 18,19 x 14 26 
32 G 00101111 g 26 16 13(26) 18(26) 
-
33 D 00101011 g 18 x 14 9 
34 D 00111011 d 9 x 14 15 20 
-
35 E 00101011 d 20 x 15 
36 - -K 00100011 e 15 x 15 1 
37 H 00100010 k 1 x 15 21 
38 K 00100000 h K,!f 21 x 16 17 14 
39 c 00100001 k 14 x 13 
- -40 H 00000001 c 13 x 17 17 
-41 H 00000011 h 17 x 17 1,2,3 21 
42 K 00000001 h -~·21 x 3 1 
TABLE XXXIV 
CIRCUIT EQUATIONS FOR FORTY-TWO EVENT SEQUENCE 
Output Equations 
A= .A.(l) + .A.(15) + .A.(17,19) 
! = !(6) + !(16,18,20) 
B = B(2) + B(9) + B(23) + B(25) 
B = B(4) + B(l3) + B(24,26) - - - -
C = C(3) + C(27) 
Q = Q(B) + _£(39) 
D = D(5) + D(33) 
Q = Q(28) + Q(34) 
E = E(7) + E(22) 
! = !(11) + !(35) 
G = G(l2) + G(29) + G(31) 
Q = Q(21) + Q(30,32) 
H = H(l4) + H(40) 
H = H(37) + H(41) - - -
K = K(lO) + K(38) 
! = !(36) + !(42) 
-= k Y1 W:, + h Yr, W7 + a Yw Yn 
-= d Ya Ws + a Ya 
-= a Ya W'i + c Yl:3 W5 + ey12 W10 + 
= c Ys + g Ylf!, + b Ya 
= b Ys Y4 + b Ys WJS 
= e Y12 + k Y:14 
= b Ys Y7 Ye + g YlB WJ4. 
= c Ys W13 + d Ya 
-= a Yw Yn W4 + g Ym Y'J9 
= k Y14 Wa + ci 'ioo 
- d = e Y1s We + Ym W]2 + g 
-= a Yro Wn + g YE 
= b Ys -Y7 Ye + c Yl3 W?7 
= ic Y1 + h Y'l7 
= b Ya - + ii Ya Y4 






TABLE XXXIV (Continued) 
y Set Reset y Set Reset -
1 !f(42) !f(36) 20 Q(28) Q(34) 
2 A(l) A(l5) 21 !!(37) !!( 41) 
3 B(2) B(23) 22 A(l5) A(l9)24 
4 B(2) B(9) 23 A(l5) A(l7)24 
_!(18)22,23 c(27) 24 A(l6) 5 C(3) 
22,23 
6 12< 4) ~(26)25 
25 B(23) B(25) 
7 B(4) 12<24)25 
26 G(29) G(31) 
8 ~(4) ~(13) 
w Set Reset -· 9 D(5) D(33) 
1 H(41) c(3) 
10 !(6) _!(20)22 
2 !!(41) D(5) 
11 !(6) _!(16)22,23 
3 H(41) B(9) 
12 E(7) E(22) 
4 B(4) K(lO) 
13 £(8) 9.(39) 
5 £(8) G(l2) 
14 K(lO) K(38) 
6 D(5) H(l4) 
15 E(ll) ~(35) 
7 G(l2) _!(16)22,23 
16 G(l2) G(29) 
8 K(lO) A(20)22 
17 H(l4) H(40) 
9 K(lO) G(21) 
18 G(21) _Q(32)26 
10 _!(20)22 B(24)25 
19 G(21) Q(30)26 
11 A(19)24 Q(28) 
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TABLE XXXIV (Continued) 
w Set Reset --
12 ,!!(26)25 ~(30)26 
13 B(25) ~(32)26 
14 G(31) Q(34) 
15 Q(34) ,!!(37) 
16 B(25) K(38) 
17 K(38) ,!!(41) 
outline as follows: 
1. Write out the sequence specification in 
shorthand notation. 
2. Place the event numbers and operational 
symbols in the two left columns of a syn-
thesis table such as Table XXIX. 
3. Examine the specification to determine the 
initial conditions of all the actuators in 
the system. It is assumed here that each 
actuator will be in one of its extreme 
positions at the beginning of the sequence. 
This will establish the states of the input 
signals before the first event starts to 
occur. 
4. Using logic notation, enter the initial 
condition input signal combination in row 
1 in the column next to the symbol repre-
senting event number 1. 
5. After event number 1 is complete, a new 
stabilized combination of input signals 
will result. 
6. Enter this new combination in row 2 in the 
column beside event number 2. 
7. In a like manner, list the appropriate 
signal combinations successively in the 
remaining rows. 
8. Compare the signal ~ombination in row 2 
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with the combination in row 1. One of the 
signals will have changed. Enter this 
signal in row 2 in the fourth column of 
the table. 
9. Now, compare the combination in row 3 with 
that in row 2 to·get the changed signal 
for row 3. 
10. Similarly, obtain the changed signal for 
each succeeding row through the last row. 
Now, compare the last row with the first 
row and place the changed signal in row 1. 
11. Column 5 is for showing the events associ-
ated with each signal. Starting with the 
chang,ed signal in row 1, list the event 
that occurs in row 1. Check each of the 
remaining rows for a repetition of that 
signal. Each time the signal appears, list 
the event of that row back in row 1. 
12. After all of the rows have been checked for 
the first signal, move down to row 2 and 
repeat the process for the second signal, 
placing all the events associated with the 
second signal in row 2. 
13. Likewise, check each of the remaining sig-
nals and list the associated events in 
column 5 in the row in which the signal 
first appears. 
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14. The number of distinct events in a row of 
column 5 determines how many places the 
signal in that row ~ust go. If a signal 
goes n places, it will take n - 1 Y memory 
valves to distribute the signal. If a 
particular signal appears only in one row 
or repeatedly associates with only one 
event, no Y valve is required. 
15. Y valves are assigned in the Y column or 
column 6 in accordance with the techniques 
shown in Figures 6 and 7 of Chapter IV. 
The first event calls for all the Y valves 
to be set. The next different event calls 
for the highest numbered Y valve in the 
combination to be reset, and so on. 
Finally, the last distinct event associated 
with the signal requires the lowest numbered 
Y valve to be reset. 
16. After the Y valve assignment is complete, 
check the signal and valve combination in 
each row for uniqueness. If the changed 
input signal and Y valve combination appears 
only once in the entire sequence, place an 
"X" in the row containing the combination. 
17. Determine the W~valve requirements by check-
ing each event output signal (changed input 
signal and Y valve combination) against the 
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most recent negation of that event. If. the 
output signals for the event and its nega-
tion are both on, a shut-off or W valve must 
be assigned to the negation event output 
signal~ This is done by placing a sub-
scripted win the row of the negation event. 
The first assignment is w1 , the second w2 , 
and so forth, until all contradictions have 
been accounted for. Note that if a W valve, 
say w1, is assigned to a specific signal 
and Y valve combination, w1 must be entered 
in every row in which the combination 
appears. 
18. Assign auxiliary Y valves to the fourth : 
column. If a changed input signal and Y 
valve combination associates with the same 
event k times, k - 1 auxiliary valves are 
assigned to the combination. If it later 
. develops that a valve is not needed when, 
the set and reset assignments are made, it 
will be eliminated. 
19. Select mandatory W reset signals. If the 
output signals in adjacent rows are contra-
dictory, the reset must occur in the latter 
of these rows •. For example, see rows 7 and 
8 of Table XXIX. Should the adjacency in-
volve the last and first rows, the reset 
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must occur in row 1. Again see Table XXIX. 
If there is an intervening row between 
the contradictory signals, the W reset must 
occur in that row. See rows 4, 5, and 6. 
(The reset is in row 5.) Otherwise, an un-
necessary delay will occur. 
20. Select remaining W reset signals. If more 
than one row intervenes between contradictory 
signals, reset the W valve in the row immedi-
ately preceding the row in which the W valve 
must be off. 
21. Select W set signals. If possible, choose 
the set signal in the row immediately pre-
ceding the row in which the W valve must 
be on. If this causes a contradiction with 
the reset signal, try the signal in the 
next earlier row and so on until a satis-
factory set signal is reached. 
22. Select mandatory set and reset signals for 
the Y valves. Referring to Table XXIX, it 
is obvious that Y1 must be reset in row 17, 
Y11 reset in row 23, Ys reset in row 12, ~nd 
Y10 reset in row 8. 
23. Select remaining Y reset signals. Reset 
each valve in the row immediately preceding 
the row in which the valve must be off. 
However, if the immediately preceding row 
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contains a repeated input signal and Y valve 
combination, try the next earlier row to see 
if the use of auxiliary Y valves can be 
avoided. In most instances, auxiliary valves 
are necessary where repeated combinations 
occur. Do not reset a Y value if its associ-
ated input signal is on. 
24. Select remaining Y set signals. Again choose 
the set signal in the row immediately pre-
ceding the row in which the Y valve must be 
set and check for conflict with the corre-
sponding reset signal. If necessary, move 
up to the next row until a suitable set 
signal is found. 
25. Obtain the circuit equations. Each output 
consists of the changed input signal and the 
Y and W valves in columns 6 and 8. The set 
and reset signals consist of the output sig-
nals and auxiliary Y valves in column 5. 
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The alternate procedure is very similar to the one 
just outlined. In this case, however, the input signal 
combination is used instead of the single signal, with the 
result that W valves are not required. The same procedures 
apply in selecting distribution Y·valves, auxiliary Y 
I 
valves and set and reset signals. 
CHAPTER VI 
TREATMENT OF SPECIAL SITUATIONS 
Hazards 
In the normal design of sequential circuits, one must 
be alert to the problem of hazards which can appear as the 
result of imperfect switching of physical elements. 
However, hazards are automatically excluded in circuits 
synthesized by the procedure developed in the last chapter. 
The reasons are as follow: 
1. The Y valves are passive steering gates, 
having no output of their own.· When a Y 
valve is switched, nothing happens until 
the changed signal later comes through 
the valve. 
2. The Y valves (and W valves) are all set 
and reset by signals having only one con-
junctive term. No false signals can be 
generated during input transitions to 
inadvertently switch a memory valve. 
3. The 3-position, spring centered power valve 
locks the actuator when the output signal 
goes off. Before the actuator can reverse, 
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an opposing output signal must be gener-
ated. False output signals cannot occur 
because a new output si_gnal comes on only 
at the completion of an event. 
The example in the last chapter assumed 
that the output signal had to be on only 
during the time that an event was occurring 
and could go off or stay on when the event 
was complete providing, of course, that the 
negation of the completed event was not the 
next required event. However, it is feasi-
ble that some systems would require maximum 
pressure to remain available to the actuator 
while one or more subsequent events take 
place. In this case, two or more different 
output signals might be required to maintain 
the power valve in the shifted position dur-
ing table row transitions. As one signal 
went off and the next one came on, the out-
put could temporarily go off, letting the 
power valve momentarily return to the center 
position. 
There is some question that the condi-
tion cited above would constitute a hazard. 
However, if the temporary re-centering of 
the power valve were objectional, a two-
position detent valve could replace the 
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power valve. Thus, the detent would keep 
the valve shifted during a momentary loss of 
output. 
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Hazards could result if a two-position, spring-return 
pilot operated valve were used for the power valve. In 
this case, momentary loss of the output signal could re-
sult in the actuator reversing directions, especially in a 
very fast system. If it is absolutely necessary to use 
such a power valve and the valve has to remain shifted 
during a transition of output signals, redundant logic 
hardware must be used to assure a continuous signal. 
If a particular event occurs more than once during 
a sequence and as the result of different output signals, 
each of the individual output signals involved will be-
come adisjunctive term of the combined output equation. 
Each of the terms will be separated by a logic "or" which 
is symbolically written as "+ ". For example, a typical 
output expression might appear as B = a y1 + a y3 • 
This equation by itself has the appearance of a 
hazard because of the variable a and its complement. In 
reality, a hazard would be involved only if the output 
signal B had to remain on during the transition from one 
term to the other in the equation. As previously men-
tioned, this situation does not exist when either the 
spring centered power valve or the detent power valve is 
used. Only in the case of the two-way, spring returned 
power valve would this happen. 
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Since the designer is aware of the type of valve 
being used, he knows when he is writing the output equa-
tions from the table if a hazard is involved. If a hazard 
does exist, he can make an identifying note beside the 
equation. If there is no note, the equation will be under-
stood to be hazard free. 
Simultaneous Events 
In the examples used in the synthesis procedure 
development, only one event was allowed to occur at a time. 
Generally, this is a necessary restriction. However, 
several events may be allowed to occur simultaneously, 
providing it is unimportant in what order the events are 
completed. In this case, the input signals from the si-
multaneous events can be combined to produce the signal 
for initiating the next required event. Other exceptions 
may be possible, but would have to be considered in light 
of the specific situation involved. 
Sequence as Sub-Function of Larger Sequence 
A particular sequence as synthesized by the procedure 
developed in Chapter V could become a sub-function of a 
larger program. For example, a sequence could cycle a 
specified number of times and then another specified se-
quence would cycle some number of times and so on. If 
desired, the first sequence or any of the others could be 
called upon to recycle a different number of times until 
the over-all program was complete. In brief, each se-
quence of a large program could be treated as an event 
with the over-all program appearing as a sequence. 
Emergency Procedures 
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Emergency handling techniques can be designed into 
the system after the logic circuitry has been synthesized. 
Such provisions could allow manual shutdown or automatic 
shutdown in the event of trouble. The automatic action 
could be provided by actuator overload signals, over-
travel signals, temperature signals, etc. Provisions can 
also be made to return the system to the starting position 
or to set it at some intermediate stage of the sequence 
should an interruption take place. 
CHAPTER VII 
SUMMARY, CONCLUSIONS, AND RECOMMENDATIONS 
Summary 
A procedure has been developed which permits complex 
fluid logic sequential circuits to be synthesized directly 
in a logic table. The development was carried out using a 
comprehensive cross section of feedback sequences to assure 
generality of the approach. 
The method calls for listing the circuit sequence 
specification in a tabular form using compact logic nota-
tion. Next, a step-by-step procedure is employed for 
assigning logic elements in the table. When all of the 
steps have been completed, the table contains the entire 
logic structure of the desired circuit. The status of all 
the elements in the circuit at each interval of these-
quential operation is easily determined. The circuits are 
obtained directly from the table by- inspection. This new 
table is called the synthesis table. 
The procedure was demonstrated to be capable of 
yielding two types of circuits. One type results from 
working with the single input signal that changes state at 
the completion of an event, while the other results from 
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working with the stabilized combination of input signals 
which exists at the completion of an event. 
Conclusions 
A fundamentally different philosophy of circuit syn-
thesis is represented by this study. The usual approach 
is to transform the sequential problem into a combinational 
or static problem, where the time-independent methods of 
logic algebra can be applied. This treatment considers 
the sequential circuit as a dynamic system involving time. 
Several important conclusions, which can be drawn as a 
result of this .approach, are as follows: 
1. A new procedure has been developed which 
permits a fluid logic designer to system-
atically and rapidly synthesize circuits 
of large complexity. 
2. Circuits synthesized by this procedure are 
considered to be optimum. They have the 
fastest possible response time because the 
input signal that is produced at the comple-
tion of one event is routed directly through 
a prepared path to start the next event. 
Delays occur only when a previous input 
signal must be shut off by the new input 
signal before the next event can begin. 
Only two types of logic functional elements 
are required to implement the equations for 
large sequential problems. This is the 
minimum number that can be used in large 
sequences. The circuits c,ontain a minimum 
or near minimum of total logic elements. 
This claim is based on the fact that large 
circuits synthesized by the new procedure 
exhibit the same desirable logic structure 
as that of carefully designed ideal simple 
circuits. Then, too, the procedure builds 
up workable circuits by adding only the 
logic elements which are required. With 
the exception of some of the shut-off 
valves, all of the memory valves are 
switched with no flow through the valves. 
This feature permits the use of lower 
level switching signals and provides 
faster response. 
Efforts to produce large circuits of the 
above type by other synthesis methods have 
not been successful. 
3. The procedure is more versatile than was 
initially believed. It can work with com-
bined inputs or single inputs to yield dif-
ferent types of circuit realizations. The 
fastest acting circuits result when the 
single input signal is used. The use of 
combined signals sometimes results in a 
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slight reduction in total logic elements 
and does not require shut-off valves. 
4. Circuits can be synthesized much faster by 
the new synthesis table method than by any 
of the existing techniques, whether formal 
or intuitive. For example, it would re-
quire about fifteen separate tables and 
maps to synthesize the 24-event sequence of 
Chapter V by the flow table method, whereas 
the new method required only one table. 
The amount of effort saved increases 
rapidly as the sequences become larger. 
5. Hazards are automatically excluded provided 
the synthesis is carried out in accordance 
with the recommended procedures. Other 
logical complications such as critical races, 
oscillations, lockups,and cycles are also 
avoided. 
6. The last example in Chapter V demonstrates 
the procedure's ability to handle a large 
problem without resorting to a computer as 
would have been required by other methods. 
However, by programming the procedure for 
computer operation, extremely large prob-
lems could be solved. (A flow chart 
description of such a program is contained 
in the Appendix.) 
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In the flow table method, each addi-
tional variable, whether an input or a 
secondary, doubles the size of the problem 
to be solved. Even large computers soon 
reach a limit in their ability to handle 
the situation. This condition does not hold 
for the synthesis table method because it is 
not necessary to provide space for all the 
solution possibilities. This procedure 
starts with the bare specification and adds 
only what is necessary to realize a specific 
type of circuit. Thus, the number of vari-
ables does not quickly become a limiting 
factor and the opportunity is provided for 
the development of very complicated se-
quential circuits. 
7. Combinational circuits are those which can 
be realized without memory elements because 
each event can be produced by some unique 
combination of input signals. However, such 
circuits may also be synthesized using the 
new procedure which works only with the 
single input signal rather than combinations. 
The advantages are faster response and possi-
ble circuit simplification. 
8. This procedure helps to change fluid logic 
design from an art, which it has largely 
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been, into a rational synthesis technique. 
Thus, an engineer with basic knowledge can 
quickly learn to derive circuits 
systematically, whereas in the past, he 
would have had to develop considerable 
skill and experience to become an effi-
cient circuit designer. 
9. Although the synthesis method has been 
developed specifically to meet the needs 
of'fluidic circuits, the logic is funda-
mental and can be adapted to electrical 
circuits just as the flow table method 
is used in both disciplines. 
Recommendations for Further Study . 
' . 
l~l 
This study has demonstrated that the synthesis table 
method is effective in developing two types of circuits 
which satisfy sequential specifications involving feedback 
inputs. Modifications or extensions of this method are 
expected to result in more general procedures which can 
handle a broader range of sequential problems. Areas 
recommended for further investigation are as follow: 
1. Modification of the procedure to yield 
circuits containing active secondaries 
or memory valves. The flow table method 
now produces circuits of this type. How-
ever, the synthesis table approach should 
offer the following advantages: 
a. Larger sequences could be handled. 
b. Hazards could be easily detected 
and eliminated. 
c. Continuous insight would be main-
tained throughout the process. 
d. Minimum hardware circuits of this 
type should result. 
2. Extension of the procedure for synthesizing 
circuits with non-feedback inputs. A first 
step would be to control the inputs with 
logic circuitry to preclude the inputs from 
getting out of a desired sequence. The 
second step would be to develop a procedure 
which can handle the problem when alternate 
input sequences are allowed. It is possible 
that this problem can best be treated using 
active secondaries. 
3. Non-feedback input sequential problems in 
which the outputs are signals and do not 
involve physical events such as the exten-
sion or retraction of cylinders. Computa-
tional circuits would be of this type. 
Signal delays would have to be considered. 
4. Circuits which use pulse signals rather 
than the level type. Such circuits could 
use more types of hardware including 
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triggerable flip flops, binary counters and 
pulse shaping devices. 
5. Development of programs to permit computer 
solutj,ons using the procedures resulting 
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APPENDIX 
This study has concentrated upon developing the 
mechanics of a new procedure for the systematic synthesis 
of fluid logic sequential circuits. As demonstrated, the 
circuit equations for large complex- sequences can now be 
developed directly in a synthesis table in a routine 
manner. 
Al though the synthesis table is, an effective format 
for mechanizing the synthesis process, the procedure which 
the table contains is also well suited for adaptation to 
computer operation. Each step of the procedure involves a 
logical decision and does not depend on intuition. A 
block ~iagram or flow chart corresponding to the procedure 
outlined in Chapter Vis shown in Figure l8e The opera-
tion which a computer would perform at each step of the 
process is indicated. A program realization of this chart 
would cause the computer to write out the circuit equa-
tions as a result of feeding i.n the sequence specification. 
As further exploitation of automation requires large 
numbers of events to be scheduled, a computerized proce-
dure will become not only desirable, but necessary. A 
computer method would be faster than the tabular method 




READ SEQUENCE SPECIFICATION 
(N EVENTS & N INPUTS) 
(COL 3, ROW 1) 
READ INITIAL STATES OF 
INPUT SIGNALS 
1=2 




INPUT SIGNAL, X(I) 
ASSIGN Y VALVES 
(SECONDARY & 
AUXILIARY) 
I = M ? (M = NO. DISTINCT INPUTS) 
'A ------1 t = 1 i-------1 




IS OUTPUT (J) OPPOSING OUTPUT (I)? 
(OUTPUT (J) = MOST RECENT 
NEGATION OF OUTPUT (I)) 
(COL 8) 
ASSIGN W VALVE 





DOES EVENT (I) REQUIRE W VALVE 
TO BE RESET? 
B C 
Figure 18. (Continued) 
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DOES EVENT (I) REQ, 
MANDATORY RESET? 
RESET W VALVE 
BY EVENT (1) 
RESET W 
BY EVENT (K) 
K = I - 1 
WRITE: W 
RESET EQ. ~----<( 
I= N? 1=1+11----~D 
'--------------i I= 1 
K = I - 1 
CAN EVENT (K) 
SET W? 
WRITE: W >------~ 
SET EQ, 
MUST W BE SET 
FOR EVENT (I)? 
K __ = K - 1 
Figure l8e (Continued) 
I= I+ 1 
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RESET Y BY 
EVENT (K) 
MUSTY BE RESET 
FOR EVENT (I)? 
WRITE Y 1------------, 
RESET EQ. 




MUSTY BE SET 
FOR EVENT (I) 
CAN EVENT (K) 
SET Y? 
l=N? ni-'-----
Figure 18. (Continued) 
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